Flash memory system and designing method of flash translation layer thereof
The method of designing a flash translation layer includes receiving a logical address according to an external request and mapping a physical address that corresponds to the logical address. The mapping manages continuous logical addresses and physical addresses corresponding to the logical address...
Saved in:
| Main Authors | , , , |
|---|---|
| Format | Patent |
| Language | English |
| Published |
23.07.2013
|
| Subjects | |
| Online Access | Get full text |
Cover
| Abstract | The method of designing a flash translation layer includes receiving a logical address according to an external request and mapping a physical address that corresponds to the logical address. The mapping manages continuous logical addresses and physical addresses corresponding to the logical addresses as one mapping unit. |
|---|---|
| AbstractList | The method of designing a flash translation layer includes receiving a logical address according to an external request and mapping a physical address that corresponds to the logical address. The mapping manages continuous logical addresses and physical addresses corresponding to the logical addresses as one mapping unit. |
| Author | KANG JEONGUK KIM JIN SOO PARK CHANIK LEE YONG-GOO |
| Author_xml | – fullname: PARK CHANIK – fullname: LEE YONG-GOO – fullname: KIM JIN SOO – fullname: KANG JEONGUK |
| BookMark | eNqNyj0KAjEQQOEUWvh3h7mAIKvCbqu4CJZqvQxmsgkkM0smTW6viAewesX7lmbGwrQwtz6iekiUJFfQqoUSIFuwpGHkwOPnFS8WxIH72pKRNWIJwhCxUobiKZO4tZk7jEqbX1cG-svjfN3SJAPphC9iKsPz3h66Y9PuTs3-D_IGNJs3Pg |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences Physics |
| ExternalDocumentID | US8495280B2 |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_US8495280B23 |
| IEDL.DBID | EVB |
| IngestDate | Fri Jul 19 17:13:44 EDT 2024 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_US8495280B23 |
| Notes | Application Number: US20090588198 |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130723&DB=EPODOC&CC=US&NR=8495280B2 |
| ParticipantIDs | epo_espacenet_US8495280B2 |
| PublicationCentury | 2000 |
| PublicationDate | 20130723 |
| PublicationDateYYYYMMDD | 2013-07-23 |
| PublicationDate_xml | – month: 07 year: 2013 text: 20130723 day: 23 |
| PublicationDecade | 2010 |
| PublicationYear | 2013 |
| RelatedCompanies | KANG JEONGUK KIM JIN SOO PARK CHANIK LEE YONG-GOO KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY SAMSUNG ELECTRONICS CO., LTD |
| RelatedCompanies_xml | – name: LEE YONG-GOO – name: KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY – name: KIM JIN SOO – name: SAMSUNG ELECTRONICS CO., LTD – name: PARK CHANIK – name: KANG JEONGUK |
| Score | 2.8415527 |
| Snippet | The method of designing a flash translation layer includes receiving a logical address according to an external request and mapping a physical address that... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | CALCULATING CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION ANDCOMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION ANDCOMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWNENERGY USE COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS PHYSICS TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE |
| Title | Flash memory system and designing method of flash translation layer thereof |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130723&DB=EPODOC&locale=&CC=US&NR=8495280B2 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD6MeX3Tqjhv5EH6Vpxps9aHIrRdGcouuFX2NtI2wYG2w1bEf-9p2k1f9DUJIQmcy5d8-Q7AtaCJFKLSt0stiQCl1zW4LZiRdOO7RHKLC1XrcDjqDSLrYc7mLViu_8IondBPJY6IFpWgvZfKX69-LrECxa0sbuIlNuX34cwN9AYdo0O2qakHntufjIOxr_u-G0310ZPrIBCgTtdDb71FGbUVZnv2qk8pq98RJTyA7QlOlpWH0BKZBnv-uvCaBrvD5r1bgx1F0EwKbGyMsDiCxxAz3hfyVnFkv0gtxUx4lpJUsTEwFpG6LjTJJZFqbFlFpJr1Rl45ZtmkyvtELo-BhP2ZPzBwfYvNWSyi6WYn5gm0szwTp0AQNTnMueWMiUqfzYxj7jA7Th3BuC1TswOdP6c5-6fvHPapKv9gG9S8gHb5_iEuMQiX8ZU6vm-GG42q |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bT8IwFD4heME3RY147YPZ2yJu6zYfFhN2CQoMImB4I93WRhLdiMwY_72n5aIv-to2TdvkXL7263cArrmRCs6lvl1mCQQodlNnDqd62kzuUsEsxlWtw15st8fW44ROKjBb_4VROqGfShwRLSpFey-Vv57_XGIFilu5uElm2FTcRyMv0FboGB2yY5ha0PLCQT_o-5rve-OhFj95LgIBw2220FtvIXK3JfsrfG7JTynz3xEl2oftAU6WlwdQ4Xkdav668Foddnur9-467CiCZrrAxpURLg6hE2HG-0LeJEf2iyylmAnLM5IpNgbGIrKsC00KQYQaW8qItGS9kVeGWTaReR8vxBGQKBz5bR3XN92cxXQ83OzEPIZqXuT8BAiiJpe6t4xSLvXZzCRhLnWSzOWUOSIzG9D4c5rTf_quoNYe9brT7kPcOYM9Q5WCcHTDPIdq-f7BLzAgl8mlOspvUdiQmQ |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Flash+memory+system+and+designing+method+of+flash+translation+layer+thereof&rft.inventor=PARK+CHANIK&rft.inventor=LEE+YONG-GOO&rft.inventor=KIM+JIN+SOO&rft.inventor=KANG+JEONGUK&rft.date=2013-07-23&rft.externalDBID=B2&rft.externalDocID=US8495280B2 |