Hardware arrangement for floating-point multiplication and operating method therefor
The amount of shifting required for normalizing a result of floating-point type multiplication is screened to determine if it falls within a predetermined range. The result is directly normalized in the event that the amount of shifting falls within the range while if the amount falls outside the pr...
        Saved in:
      
    
          | Main Author | |
|---|---|
| Format | Patent | 
| Language | English | 
| Published | 
          
        30.06.1992
     | 
| Subjects | |
| Online Access | Get full text | 
Cover
| Summary: | The amount of shifting required for normalizing a result of floating-point type multiplication is screened to determine if it falls within a predetermined range. The result is directly normalized in the event that the amount of shifting falls within the range while if the amount falls outside the predetermined range, the result is subject to coarse shifting until it falls in the predetermined range and then is normalized. | 
|---|---|
| Bibliography: | Application Number: US19900526141 |