Low latency mesh network
In an example embodiment, there is disclosed herein an apparatus comprising a wireless transceiver and packet processing logic coupled to the wireless transceiver. The packet processing logic is responsive to receiving a packet from a first node on a first path addressed to a node on a second path v...
Saved in:
| Main Authors | , |
|---|---|
| Format | Patent |
| Language | English |
| Published |
27.05.2015
|
| Subjects | |
| Online Access | Get full text |
Cover
| Summary: | In an example embodiment, there is disclosed herein an apparatus comprising a wireless transceiver and packet processing logic coupled to the wireless transceiver. The packet processing logic is responsive to receiving a packet from a first node on a first path addressed to a node on a second path via the wireless transceiver to forward the packet on the second path towards the node on the second path via the wireless transceiver. The packet processing logic is further configured to send a reply to the packet to the first node on the first path via the wireless transceiver to a second node on the first path that is within range of the wireless receiver and on the second path to the first node on the first path responsive to determining the wireless transceiver cannot send a message directly the first upstream node. |
|---|---|
| Bibliography: | Application Number: CN2010832934 |