Modelling SoC devices for virtual test using VHDL

Saved in:
Bibliographic Details
Published inProceedings of the conference on Design, automation and test in Europe pp. 770 - 771
Main Authors Rona, M., Krampl, G.
Format Conference Proceeding
LanguageEnglish
Published Piscataway, NJ, USA IEEE Press 13.03.2001
SeriesACM Conferences
Subjects
Computing methodologies > Modeling and simulation > Simulation types and techniques > Discrete-event simulation
Hardware > Hardware test
Hardware > Integrated circuits > Logic circuits
Hardware > Robustness
Online AccessGet full text
ISBN9780769509938
0769509932
DOI10.5555/367072.367966

Cover

More Information
ISBN:9780769509938
0769509932
DOI:10.5555/367072.367966