An Edge Detection IP of Low-Cost System on Chip for Autonomous Vehicles

• Published in: Advances in Artificial Intelligence and Applied Cognitive Computing pp. 775 - 786
• Main Authors: Yang, Xiaokun, Yang, T. Andrew, Wu, Lei
• Format: Book Chapter
• Language: English
• Published: Cham Springer International Publishing 2021
• Series: Transactions on Computational Science and Computational Intelligence
• Subjects: Autonomous vehicles; Edge detection; Field-programmable gate array (FPGA); System on chip (SoC)
• ISBN: 9783030702953; 3030702952
• ISSN: 2569-7072; 2569-7080
• DOI: 10.1007/978-3-030-70296-0_56

This chapter proposes a demonstration of edge detection on field-programmable gate array (FPGA), enabling to detect the edge of 320 × 240 size of images at 1302 frames per second (fps). The future work is an integrated system on chip (SoC) with a low-cost bus architecture, a security engine, and an image/video processing data path including OV7670 camera and VGA-interfaced display. The end goal will be a demonstration and simulation on self-driving vehicle to detect obstacles at the network edge. The design of many intellectual properties (IPs) of the SoC has been made publicly available to serve research and teaching courses at University of Houston-Clear Lake (UHCL), as well as to bring together researchers in other universities with interests in integrated circuit design, robotics, and FPGA prototyping.