An improved synthesis algorithm for multiplexor-based PGAs
The authors address the problem of synthesis for a popular class of programmable gate array architectures, the multiplexer-based architectures. They present improved techniques for minimizing the number of basic blocks used to implement a combinational circuit. One source of improvement is the use o...
Saved in:
| Published in | [1992] Proceedings 29th ACM/IEEE Design Automation Conference pp. 380 - 386 |
|---|---|
| Main Authors | , , |
| Format | Conference Proceeding |
| Language | English |
| Published |
IEEE Comput. Soc. Press
1992
|
| Subjects | |
| Online Access | Get full text |
| ISBN | 9780818628221 0818628227 |
| ISSN | 0738-100X |
| DOI | 10.1109/DAC.1992.227774 |
Cover
| Abstract | The authors address the problem of synthesis for a popular class of programmable gate array architectures, the multiplexer-based architectures. They present improved techniques for minimizing the number of basic blocks used to implement a combinational circuit. One source of improvement is the use of if-then-else DAGs (directed acyclic graphs) as subject graphs along with BDDs (binary decision diagrams). An important contribution is a very fast algorithm which always gives a match for a function onto the basic block of the architecture, when one exists. Results obtained on a number of benchmark examples are given.< > |
|---|---|
| AbstractList | The authors address the problem of synthesis for a popular class of programmable gate array architectures, the multiplexer-based architectures. They present improved techniques for minimizing the number of basic blocks used to implement a combinational circuit. One source of improvement is the use of if-then-else DAGs (directed acyclic graphs) as subject graphs along with BDDs (binary decision diagrams). An important contribution is a very fast algorithm which always gives a match for a function onto the basic block of the architecture, when one exists. Results obtained on a number of benchmark examples are given.< > |
| Author | Murgai, R. Sangiovanni-Vincentelli, A. Brayton, R.K. |
| Author_xml | – sequence: 1 givenname: R. surname: Murgai fullname: Murgai, R. organization: California Univ., Berkeley, CA, USA – sequence: 2 givenname: R.K. surname: Brayton fullname: Brayton, R.K. organization: California Univ., Berkeley, CA, USA – sequence: 3 givenname: A. surname: Sangiovanni-Vincentelli fullname: Sangiovanni-Vincentelli, A. organization: California Univ., Berkeley, CA, USA |
| BookMark | eNotj81Kw0AYRQesYG2zFlzlBRK_mUnmx12IWoWCXXThrkxmvtiR_DETxb69hXo3Z3M4cG_JYhgHJOSOQk4p6Ienqs6p1ixnTEpZXJFESwWKKsEUY3RBliC5yijAxw1JYvyC88pSMeBL8lgNqe-nMP6gS-NpmI8YfUxN9zkGPx_7tB1D2n93s586_B1D1ph4NnebKq7JdWu6iMk_V2T_8ryvX7Pt--atrraZV3LOpGhRWQmswKJppC4sgMQWAZ1UFpy2VmjhrABArlBw5hxrS8fQqMZwzlfk_pL1iHiYgu9NOB0uX_kfo5NJxg |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/DAC.1992.227774 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Xplore POP ALL IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE/IET Electronic Library (IEL) (UW System Shared) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EndPage | 386 |
| ExternalDocumentID | 227774 |
| GroupedDBID | 123 29O 6IE 6IF 6IH 6IK 6IL 6IM 6IN AAJGR AAWTH ACGFS ADZIZ ALMA_UNASSIGNED_HOLDINGS APO BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IEGSK IJVOP IPLJI M43 OCL RIE RIL RNS |
| ID | FETCH-LOGICAL-i87t-76fe8c7024e4bb794c007efe0ed78c0d9cc696dc600e38e632dd2f5d2ea8ba333 |
| IEDL.DBID | RIE |
| ISBN | 9780818628221 0818628227 |
| ISSN | 0738-100X |
| IngestDate | Tue Aug 26 17:54:34 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i87t-76fe8c7024e4bb794c007efe0ed78c0d9cc696dc600e38e632dd2f5d2ea8ba333 |
| PageCount | 7 |
| ParticipantIDs | ieee_primary_227774 |
| PublicationCentury | 1900 |
| PublicationDate | 19920000 |
| PublicationDateYYYYMMDD | 1992-01-01 |
| PublicationDate_xml | – year: 1992 text: 19920000 |
| PublicationDecade | 1990 |
| PublicationTitle | [1992] Proceedings 29th ACM/IEEE Design Automation Conference |
| PublicationTitleAbbrev | DAC |
| PublicationYear | 1992 |
| Publisher | IEEE Comput. Soc. Press |
| Publisher_xml | – name: IEEE Comput. Soc. Press |
| SSID | ssj0000558203 ssj0004161 |
| Score | 1.3646264 |
| Snippet | The authors address the problem of synthesis for a popular class of programmable gate array architectures, the multiplexer-based architectures. They present... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 380 |
| SubjectTerms | Boolean functions Circuit synthesis Combinational circuits Data structures Electronics packaging Equations Libraries Logic arrays Network synthesis Tree graphs |
| Title | An improved synthesis algorithm for multiplexor-based PGAs |
| URI | https://ieeexplore.ieee.org/document/227774 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjZ3NT4MwGMYbt5Ne1Dnjd3rwWlYotMXbMp2LiWaHmey2QPuiiwpmsET9620Lmx_x4A1ICCmFPE_evs-vCJ2HIQgwtppkWjMSaq5InImMqJAylkZ2-zCbRr6946P78GYaTRvOtsvCAIBrPgPPHrq1fF2opS2V9YJAGLfSQi0heR3VWpdTaBRJt6C4ikT6DpVqPmBLL6VTh370jX03giga8M7q3G-QPz6Ne5f9gQ3wBV79rB97rjjJGW7XWe7SkQptp8mTt6xST3384jj-czQ7qPuV7cPjtWrtog3IO2jrG5ZwD130czx3xQbQuHzPjUcs5yVOnh-Kxbx6fMHG6OJVJ-JbsSBWCjUeX_fLLpoMryaDEWn2WCBzKSoieAZSCSPUEKap-TeV8QyQAQUtpKI6VorHXCtji4BJ4CzQOsgiHUAi04Qxto_aeZHDAcKQCKojybW5MwwoT2LjtDSPJctSGWp1iDr2Hcxea4rGrB7-0Z9Xj9Fm3RZrSx0nqF0tlnBqxL9Kz9y0fwLWn6gw |
| linkProvider | IEEE |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjZ3PT4MwFMcbnQf1os4Zf8vBK4zR0hZvy3RO3ZYdZrLbAu1DiQpmsET9620Lmz_iwRslIaRNm_fN6_t-HkLnhAADJavtWEpsE0mFHcQstgVxMY583T5Mu5EHQ9q7J7cTf1Jxto0XBgBM8Rk4-tHc5ctMzHWqrOl5TKmVVbTmE0L80qy1TKi4vs_NleLCFNkysFS1hTW_1J0Y-GNLCXgVElmF3lmMWxX0p-UGzct2R1v4PKf824-uKybodLdKN3duWIW61uTJmReRIz5-kRz_OZ9t1Phy91mjZdzaQSuQ1tHmNzDhLrpop1Zi0g0grfw9VSoxT3IrfH7IZknx-GIpqWstahHfspmtg6G0RtftvIHG3atxp2dXXRbshLPCZjQGLpgK1UCiSJ1OoVQDxOCCZFy4MhCCBlQKJYwAc6DYk9KLfelByKMQY7yHammWwj6yIGSu9DmV6kviuTQMlNaSNOA4jjiR4gDV9RpMX0uOxrSc_uGfb8_Qem886E_7N8O7I7RRFsnqxMcxqhWzOZwoKVBEp2YLfALcvqt9 |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=%5B1992%5D+Proceedings+29th+ACM%2FIEEE+Design+Automation+Conference&rft.atitle=An+improved+synthesis+algorithm+for+multiplexor-based+PGAs&rft.au=Murgai%2C+R.&rft.au=Brayton%2C+R.K.&rft.au=Sangiovanni-Vincentelli%2C+A.&rft.date=1992-01-01&rft.pub=IEEE+Comput.+Soc.+Press&rft.isbn=9780818628221&rft.issn=0738-100X&rft.spage=380&rft.epage=386&rft_id=info:doi/10.1109%2FDAC.1992.227774&rft.externalDocID=227774 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0738-100X&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0738-100X&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0738-100X&client=summon |