Verification of process operations using model checking

In order to decrease time to market for products it is important to decrease the time for implementation and debugging of the control logic that are used to manufacture the products. In this paper, an approach based on a high-level specification of the relations between process operations and resour...

Full description

Saved in:
Bibliographic Details
Published in2009 IEEE International Conference on Automation Science and Engineering pp. 415 - 420
Main Authors Voronov, A., Akesson, K.
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.08.2009
Subjects
Automata
Automatic control
Automation
Electronic mail
Formal verification
industrial automation
Logic testing
Manufacturing
model checking
Supervisory control
System recovery
Time to market
Online AccessGet full text
ISBN1424445787
9781424445783
ISSN2161-8070
DOI10.1109/COASE.2009.5234103

Cover

More Information
Summary:In order to decrease time to market for products it is important to decrease the time for implementation and debugging of the control logic that are used to manufacture the products. In this paper, an approach based on a high-level specification of the relations between process operations and resources and the use of formal verification is presented. By using formal verification it is possible to find potential errors within the specification at an early stage in the development process. In this work it is shown how the high-level specifications may be translated into extended finite automata, and how these extended finite automata may be efficiently verified using the symbolic model checking tool, NuSMV. It is also shown how the presented approach is suitable for verification of general supervisory control properties like controllability and non-blocking.
ISBN:1424445787
9781424445783
ISSN:2161-8070
DOI:10.1109/COASE.2009.5234103