Equivalence Checking between SLM and TLM Using Coverage Directed Simulation

The always increasing complexity of digital system makes designers start the design from more abstract System Level Modeling (SLM). However, the SLM arouses a new challenge for verification engineer to guarantee the functional equivalence between SLM specifications and Transaction Level Modeling (TL...

Full description

Saved in:
Bibliographic Details
Published in2013 International Conference on Computer-Aided Design and Computer Graphics pp. 101 - 106
Main Authors Jian Hu, Tun Li, Sikun Li
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.11.2013
Subjects
Online AccessGet full text
DOI10.1109/CADGraphics.2013.21

Cover

More Information
Summary:The always increasing complexity of digital system makes designers start the design from more abstract System Level Modeling (SLM). However, the SLM arouses a new challenge for verification engineer to guarantee the functional equivalence between SLM specifications and Transaction Level Modeling (TLM) or other lower level implementations. This paper proposes a novel method for equivalence checking between SLM and TLM based on coverage directed simulation. In the proposed method, firstly quality measurements based on both code and functional coverage are used to generate simulation stimuli for SLM. Then the generated stimuli are used to simulate the SLM and TLM designs concurrently. Finally, equivalence checking is carried out based on the simulation results of the selected observing variables. With the proposed method, we can check the equivalence between SLM and TLM designs more efficiently with less simulation cost. The promising experimental results show the efficiency of our method.
DOI:10.1109/CADGraphics.2013.21