Event-triggered output regulation bumpless transfer control for discrete-time switched systems under DoS

This paper studies the output regulation bumpless transfer control for event-triggered discrete-time switched systems under denial-of-service (DoS) attacks. For switched systems subject to DoS, both the sensor signal and switching signal may be blocked. To satisfy the bumpless transfer (BT) performa...

Full description

Saved in:
Bibliographic Details
Published inChinese Control and Decision Conference pp. 584 - 588
Main Authors Qu, Hanqing, Zhang, Siyuan, Zhao, Jun
Format Conference Proceeding
LanguageEnglish
Published IEEE 20.05.2023
Subjects
Behavioral sciences
bumpless transfer control
Denial-of-service attack
Discrete-time switched systems
DoS attacks
event-triggering transmission
Linear matrix inequalities
output regulation
Regulation
Sufficient conditions
Switched systems
Switches
Online AccessGet full text
ISSN1948-9447
DOI10.1109/CCDC58219.2023.10326539

Cover

More Information
Summary:This paper studies the output regulation bumpless transfer control for event-triggered discrete-time switched systems under denial-of-service (DoS) attacks. For switched systems subject to DoS, both the sensor signal and switching signal may be blocked. To satisfy the bumpless transfer (BT) performance, we cannot use the common input zeroing method. The problem that the triggering error being attacked may not follow the triggering condition arises. Moreover, the controller mode may be asynchronous with the plant mode. Faced with the above two problems, we design an event-triggered dynamic error feedback controller and a switching law to guarantee that the output regulation problem for switched systems is solvable, and the BT performance can be satisfied. Then, corresponding sufficient conditions are proposed in the form of linear matrix inequalities (LMIs). Finally, a numerical example is given to illustrate the validity of our results.
ISSN:1948-9447
DOI:10.1109/CCDC58219.2023.10326539