A Generic Modulo- (2^\pm\delta) Addition Algorithm via Two-Valued Digit Encoding

Modular adders are essential arithmetic components in Residue Number System (RNS)-based applications, including digital signal processing, cryptography, and machine learning. These applications consistently push the boundaries of dynamic range (DR) and operating frequency, making the design of effic...

Full description

Saved in:
Bibliographic Details
Published inProceedings - Symposium on Computer Arithmetic pp. 85 - 92
Main Authors Gorgin, Saeid, Sadr, Amirhossein, Rahmati, Dara, Kim, Jungrae
Format Conference Proceeding
LanguageEnglish
Published IEEE 04.05.2025
Subjects
Online AccessGet full text
ISSN2576-2265
DOI10.1109/ARITH64983.2025.00023

Cover

More Information
Summary:Modular adders are essential arithmetic components in Residue Number System (RNS)-based applications, including digital signal processing, cryptography, and machine learning. These applications consistently push the boundaries of dynamic range (DR) and operating frequency, making the design of efficient generic modular adders a critical and evolving challenge. This paper presents a novel algorithm for modulo -(2^{n}\pm \delta) addition, where \delta is an integer within the range 0\leq\delta\leq 2^{n-1}-1 . The proposed approach leverages a two-valued digit (twit) for encoding the value of \pm\delta and uses a faithful representation of operands. In this representation, each operand is encoded as an n-bit unsigned number augmented by a twit value \{0,\pm\delta\} . The algorithm efficiently performs modular addition by speculating and adjusting the twit value in the addition result. When the result exceeds the modulus, it subtracts \mathrm{z}^{n}\pm\delta by ignoring the carry-out and adjusting the speculated twit value. This adjustment is achieved through an XOR operation between the carry-out and the speculated twit value, simplifying the modular reduction process. The proposed design has been synthesized for practical n (4\leq n\leq 16 using a FreePDK 45 nm process. The results demonstrate superior performance across key metrics such as delay, area, and power consumption compared to previous designs, highlighting the efficacy and scalability of the approach.
ISSN:2576-2265
DOI:10.1109/ARITH64983.2025.00023