High-level synthesis algorithms with floorplaning for distributed/shared-register architectures

In this paper, we propose a high-level synthesis method targeting distributed/shared-register architectures. Our method repeats (1) scheduling/FU binding, (2) register allocation, (3) register binding, and (4) module placement. By feeding back floorplan information from (4) to (1), our method obtain...

Full description

Saved in:
Bibliographic Details
Published in2008 International Symposiium on VLSI Design, Automation and Test pp. 164 - 167
Main Authors Ohchi, A., Togawa, N., Yanagisawa, M., Ohtsuki, T.
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.04.2008
Subjects
Clocks
Computer architecture
Computer science
Delay
Hardware
High level synthesis
Integrated circuit interconnections
Processor scheduling
Registers
Wire
Online AccessGet full text
ISBN1424416167
9781424416165
DOI10.1109/VDAT.2008.4542438

Cover

Abstract In this paper, we propose a high-level synthesis method targeting distributed/shared-register architectures. Our method repeats (1) scheduling/FU binding, (2) register allocation, (3) register binding, and (4) module placement. By feeding back floorplan information from (4) to (1), our method obtains a distributed/shared-register architecture where its scheduling/binding as well as floorplanning are simultaneously optimized. Experimental results show that the area is decreased by 13.6% while maintaining the performance of the circuit equal with that using distributed-register architectures.
AbstractList In this paper, we propose a high-level synthesis method targeting distributed/shared-register architectures. Our method repeats (1) scheduling/FU binding, (2) register allocation, (3) register binding, and (4) module placement. By feeding back floorplan information from (4) to (1), our method obtains a distributed/shared-register architecture where its scheduling/binding as well as floorplanning are simultaneously optimized. Experimental results show that the area is decreased by 13.6% while maintaining the performance of the circuit equal with that using distributed-register architectures.
Author Yanagisawa, M.
Ohchi, A.
Togawa, N.
Ohtsuki, T.
Author_xml – sequence: 1
  givenname: A.
  surname: Ohchi
  fullname: Ohchi, A.
  organization: Dept. of Comput. Sci. & Eng., Waseda Univ., Tokyo
– sequence: 2
  givenname: N.
  surname: Togawa
  fullname: Togawa, N.
  organization: Dept. of Comput. Sci. & Eng., Waseda Univ., Tokyo
– sequence: 3
  givenname: M.
  surname: Yanagisawa
  fullname: Yanagisawa, M.
  organization: Dept. of Comput. Sci. & Eng., Waseda Univ., Tokyo
– sequence: 4
  givenname: T.
  surname: Ohtsuki
  fullname: Ohtsuki, T.
  organization: Dept. of Comput. Sci. & Eng., Waseda Univ., Tokyo
BookMark eNpFUEtqwzAUVGkDrdMcoHSjCzjR17KXIf2kEOgm7dbI1pOt4thBUlpy-woa6GzmzTAMj8nQzTiNgNADJUtKSbX6fFrvl4yQcimkYIKXVyij6RC0oEpe_4tCzVCWgqoisiL8Fi1C-CIJQnIuyR2qt67r8wG-YcDhPMYeggtYD93kXewPAf8kwnaYJn8c9OjGDtvJY-NC9K45RTCr0GsPJvfQJRM81r7tXYQ2njyEezSzegiwuPAcfbw87zfbfPf--rZZ73KXHo45GN5IUWhSVq01QksmVWFKEJpQQamFhgtpWcskp0y1peaCtUQRxqTlqqF8jh7_eh0A1EfvDtqf68s6_BcNsFoC
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/VDAT.2008.4542438
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE/IET Electronic Library
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Computer Science
EISBN 1424416175
9781424416172
EndPage 167
ExternalDocumentID 4542438
Genre orig-research
GroupedDBID 6IE
6IF
6IK
6IL
6IN
AAJGR
AARBI
AAWTH
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
IERZE
OCL
RIE
RIL
ID FETCH-LOGICAL-i175t-ed3b546a089cfd4a52576d8e4a01411feb345f2c253127c8a342c070225f37b13
IEDL.DBID RIE
ISBN 1424416167
9781424416165
IngestDate Wed Aug 27 02:10:30 EDT 2025
IsPeerReviewed false
IsScholarly false
LCCN 2007905903
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i175t-ed3b546a089cfd4a52576d8e4a01411feb345f2c253127c8a342c070225f37b13
PageCount 4
ParticipantIDs ieee_primary_4542438
PublicationCentury 2000
PublicationDate 2008-April
PublicationDateYYYYMMDD 2008-04-01
PublicationDate_xml – month: 04
  year: 2008
  text: 2008-April
PublicationDecade 2000
PublicationTitle 2008 International Symposiium on VLSI Design, Automation and Test
PublicationTitleAbbrev VDAT
PublicationYear 2008
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0000453350
Score 1.430569
Snippet In this paper, we propose a high-level synthesis method targeting distributed/shared-register architectures. Our method repeats (1) scheduling/FU binding, (2)...
SourceID ieee
SourceType Publisher
StartPage 164
SubjectTerms Clocks
Computer architecture
Computer science
Delay
Hardware
High level synthesis
Integrated circuit interconnections
Processor scheduling
Registers
Wire
Title High-level synthesis algorithms with floorplaning for distributed/shared-register architectures
URI https://ieeexplore.ieee.org/document/4542438
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV27TsMwFLXaTkwFWsRbHhhxm8TPjAioKqQihhZ1q5zEoRUhqZp0gK_HN4_yEANbEkuRZflx7vW55yB0xXQUOLE0JBZ-TBjXlATCjWyUEgnFtdTch9rhyaMYz9jDnM9b6HpXC2OMKclnZgCP5V1-lIVbSJUNGWceo6qN2lKJqlZrl0-x0IRS7jS1WxbICNlIOtXvvL7VdB1_-Hx3M62YlPVPf7irlIfLqIsmTbcqTsnrYFsEg_Djl2Ljf_u9j_pfZXz4aXdAHaCWSQ9Rt_FxwPWy7qEFkD1IAvQhnL-nFhLmqxzr5CXbrIrlW44hWYvjJMs260RDIgVbqIsj0NwFuyxj5_MSiOwEbB5AeQF_v5_I-2g2up_ejkltvEBWFk0UxEQ04ExoR_lhHDENiqkiUoZpoIW6sQ3AGY-90LML2JOh0pR5od077N4QUxm49Ah10iw1xwgb2xpoaRtkyISSihrOAuYbcGKwoeEJ6sF4LdaVtsaiHqrTvz-fob2KrwHMmXPUKTZbc2FBQRFclrPhE2yItOE
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3JTsMwELVKOcCpQIvY8YEjKUk8znJEQFWgrTi0qLfISRxaEZKqSQ_w9XiylEUcuCWxFFmWlzfjN-8RcgEi9PXIllpkuZEGXDDNt4xQRSmh5XBhC-5i7fBwZPUn8DDl0wa5XNfCSCkL8pns4mNxlx-mwQpTZVfAwQTmbJBNDgC8rNZaZ1QUOGGM63X1loIyll2LOlXvvLrXNHT36vn2elxyKavf_vBXKY6XXosM646VrJLX7ir3u8HHL83G__Z8h3S-Cvno0_qI2iUNmeyRVu3kQKuF3SYe0j20GAlENHtPFCjM5hkV8Uu6nOezt4xiupZGcZouF7HAVApVYJeGqLqLhllSzegZUtk1NHpA7QX6_YYi65BJ725809cq6wVtrvBErsmQ-RwsoTtuEIUgUDPVCh0JAomhRqRCcOCRGZhqCZt24AgGZqB2D7U7RMz2DbZPmkmayANCpWr1ha0a7AAsx3aY5OCDK9GLQQWHh6SN4-UtSnUNrxqqo78_n5Ot_ng48Ab3o8djsl2yN5BHc0Ka-XIlTxVEyP2zYmZ8AhV1uC4
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2008+International+Symposiium+on+VLSI+Design%2C+Automation+and+Test&rft.atitle=High-level+synthesis+algorithms+with+floorplaning+for+distributed%2Fshared-register+architectures&rft.au=Ohchi%2C+A.&rft.au=Togawa%2C+N.&rft.au=Yanagisawa%2C+M.&rft.au=Ohtsuki%2C+T.&rft.date=2008-04-01&rft.pub=IEEE&rft.isbn=9781424416165&rft.spage=164&rft.epage=167&rft_id=info:doi/10.1109%2FVDAT.2008.4542438&rft.externalDocID=4542438
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781424416165/lc.gif&client=summon&freeimage=true
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781424416165/mc.gif&client=summon&freeimage=true
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781424416165/sc.gif&client=summon&freeimage=true