Nonvolatile Magnetic Flip-Flop for standby-power-free SoCs

A nonvolatile magnetic flip-flop (MFF) primitive cell for SoC design libraries has been developed using a unique MRAM process. It has high design compatibility with conventional CMOS LSI designs. MFF maximum frequency was estimated to be 3.5 GHz, which is comparable to that of a normal CMOS DFF. An...

Full description

Saved in:
Bibliographic Details
Published in2008 IEEE Custom Integrated Circuits Conference pp. 355 - 358
Main Authors Sakimura, N., Sugibayashi, T., Nebashi, R., Kasai, N.
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.09.2008
Subjects
Online AccessGet full text
ISBN9781424420186
1424420180
ISSN0886-5930
DOI10.1109/CICC.2008.4672095

Cover

More Information
Summary:A nonvolatile magnetic flip-flop (MFF) primitive cell for SoC design libraries has been developed using a unique MRAM process. It has high design compatibility with conventional CMOS LSI designs. MFF maximum frequency was estimated to be 3.5 GHz, which is comparable to that of a normal CMOS DFF. An MFF test chip was fabricated with the process. The chippsilas functional performance was sufficiently high to demonstrate the potential of MFFs, which helps to reduce the power dissipation of SoCs dramatically.
ISBN:9781424420186
1424420180
ISSN:0886-5930
DOI:10.1109/CICC.2008.4672095