Cache contention and application performance prediction for multi-core systems

• Published in: 2010 IEEE International Symposium on Performance Analysis of Systems and Software pp. 76 - 86
• Main Authors: Chi Xu, Xi Chen, Dick, Robert P, Mao, Zhuoqing Morley
• Format: Conference Proceeding
• Language: English
• Published: IEEE 01.03.2010
• Subjects: Degradation; Energy consumption; Frequency estimation; Hardware; Histograms; Multicore processing; Operating systems; Power system modeling; Predictive models; Throughput
• ISBN: 1424460239; 9781424460236
• DOI: 10.1109/ISPASS.2010.5452065

The ongoing move to chip multiprocessors (CMPs) permits greater sharing of last-level cache by processor cores but this sharing aggravates the cache contention problem, potentially undermining performance improvements. Accurately modeling the impact of inter-process cache contention on performance and power consumption is required for optimized process assignment. However, techniques based on exhaustive consideration of process-to-processor mappings and cycle-accurate simulation are inefficient or intractable for CMPs, which often permit a large number of potential assignments. This paper proposes CAMP, a fast and accurate shared cache aware performance model for multi-core processors. CAMP estimates the performance degradation due to cache contention of processes running on CMPs. It uses reuse distance histograms, cache access frequencies, and the relationship between the throughput and cache miss rate of each process to predict its effective cache size when running concurrently and sharing cache with other processes, allowing instruction throughput estimation.We also provide an automated way to obtain process-dependent characteristics, such as reuse distance histograms, without offline simulation, operating system (OS) modification, or additional hardware. We tested the accuracy of CAMP using 55 different combinations of 10 SPEC CPU2000 benchmarks on a dual-core CMP machine. The average throughput prediction error was 1.57%.