DPA Resistant AES on FPGA Using Partial DDL

• Published in: 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines pp. 273 - 280
• Main Authors: Kaps, Jens-Peter, Velegalati, Rajesh
• Format: Conference Proceeding
• Language: English
• Published: IEEE 01.05.2010
• Subjects: AES; Circuit testing; Cryptography; DPA; Energy consumption; Field programmable gate arrays; Logic design; Partial DDL; Programmable logic arrays; Protection; Registers; SDDL; Switches; Wireless sensor networks
• ISBN: 9781424471423; 0769540562; 9780769540566; 1424471427
• DOI: 10.1109/FCCM.2010.49

Current techniques to implement Dynamic Differential Logic (DDL), a countermeasure against Differential Power Analysis (DPA) on Field Programmable Gate Arrays (FPGAs) lead to an increase in area consumption of up to factor 11. In this paper we introduce Partial DDL, a technique in which DDL is applied only to a part of the cryptographic hardware implementation. We propose principle rules for Partial DDL to guide the designer in how to split up a circuit into DDL protected and unprotected paths. In order to validate our approach we implemented a lightweight architecture of AES in the Partial Separated Dynamic Differential Logic (Partial SDDL) for FPGAs. The results show that our implementation with Partial SDDL is as resistant to DPA as a full SDDL implementation while it consumes only 76% of the total area occupied by the full SDDL design. This is an area increase of 2.3 times over an unprotected single ended design.