Initialization Vector Generation for AES-CTR Algorithm to Increase Cipher-text Randomness

In the present, the use of communication systems is not a luxury but a necessity. The growing reliance on technology and its uses in all walk of life have realized the need for robust security systems for communication. The Advanced Encryption Standard (AES) in Counter (CTR) mode support high-speed...

Full description

Saved in:
Bibliographic Details
Published in2019 2nd International Conference on Information Systems and Computer Aided Education (ICISCAE) pp. 138 - 142
Main Authors Pirzada, Syed Jahanzeb Hussain, Murtaza, Abid, Xu, Tongge, Jianwei, Liu
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.09.2019
Subjects
Online AccessGet full text
DOI10.1109/ICISCAE48440.2019.221605

Cover

More Information
Summary:In the present, the use of communication systems is not a luxury but a necessity. The growing reliance on technology and its uses in all walk of life have realized the need for robust security systems for communication. The Advanced Encryption Standard (AES) in Counter (CTR) mode support high-speed operations due to parallel architecture and having no feedback or chaining mode. The AES-CTR algorithm involves encryption of Initialization Vector (IV) with a secret key for generation of ciphertext. A unique IV is required in the AES-CTR algorithm for maintaining the secrecy of data and generation of unique ciphertext. Previously, the researchers utilized the GEFFE generator for generation of IV as well as right-shift and increment operation were used for IV generation. The combination of these two algorithms can provide an increase in ciphertext randomness as compared to using it individually. In this work, we have proposed an IV generation algorithm based on the GEFFE generator and right-shift and increment operation for the AES-CTR algorithm. The proposed algorithm generates an increase in randomness for data security. The comparative analysis with other techniques shows that our algorithm has better in performance and security.
DOI:10.1109/ICISCAE48440.2019.221605