面向全数字锁相环应用的时间数字转换器
时间数字转换器TDC是全数字锁相环ADPLL相位捕获的重要部件。以TDC分辨率的提升为主线,讨论了计数器型、门延迟和亚门延迟型三类全数字TDC的基本结构,从提高分辨率、增加动态范围、减小非线性误差等技术点对比阐述各自的优势,并对TDC技术在全数字锁相环中的应用前景以及未来研究重点进行了简要分析。...
Saved in:
Published in | 计算机工程与科学 Vol. 37; no. 7; pp. 1252 - 1257 |
---|---|
Main Author | |
Format | Journal Article |
Language | Chinese |
Published |
国防科学技术大学计算机学院,湖南长沙,410073
2015
|
Subjects | |
Online Access | Get full text |
ISSN | 1007-130X |
DOI | 10.3969/j.issn.1007-130X.2015.07.005 |
Cover
Summary: | 时间数字转换器TDC是全数字锁相环ADPLL相位捕获的重要部件。以TDC分辨率的提升为主线,讨论了计数器型、门延迟和亚门延迟型三类全数字TDC的基本结构,从提高分辨率、增加动态范围、减小非线性误差等技术点对比阐述各自的优势,并对TDC技术在全数字锁相环中的应用前景以及未来研究重点进行了简要分析。 |
---|---|
Bibliography: | ZHANG Xiao,MA Zhuo,XIE Lun-guo,YU Jin-shan,YUAN Heng-zhou,WANG Zhi-qiang (College of Computer, National University of Defense Technology,Changsha 410073, China) 43-1258/TP Time-to-Digital Converter (TDC) is an important component of the all-digital phase-locked loop (ADPLL), which plays the role of phase-frequency detector. This paper focuses on the enhance- ment of all-digital TDC resolution. We present the basic structures of three categories of all-digital TDC, which are counter based TDC,gate-delay-line based TDC and sub-gate delay TDC. We also demonstrate their respective advantages from the aspects of resolution, dynamic range, non-linearity and etc. Finally, we summarize and make projection on future research priorities. TDC ; resolution ; dynamic range ; ADPLL |
ISSN: | 1007-130X |
DOI: | 10.3969/j.issn.1007-130X.2015.07.005 |