基于FPGA的DMA方式高速数据采集系统设计
提出了一种基于FPGA的DMA方式高速数据采集系统设计方案。该方案由底层控制器提供精确采样时序,保证ADC器件的采样吞吐;采用支持PCI协议的DMA方式的数据采集机制,优化数据采集存储及向上位机交互方式,以确保采集数据的高实时性。亥方案具有良好的移植性,可应用于采样速率高、数据采集量大、数据实时性要求高的数据采集系统。...
        Saved in:
      
    
          | Published in | 电子技术应用 Vol. 37; no. 12; pp. 40 - 43 | 
|---|---|
| Main Author | |
| Format | Journal Article | 
| Language | Chinese | 
| Published | 
            武汉软件工程职业学院电子系,湖北武汉,430074%华中科技大学数字制造与装备国家重点实验室,湖北武汉,430074
    
        2011
     | 
| Subjects | |
| Online Access | Get full text | 
| ISSN | 0258-7998 | 
| DOI | 10.3969/j.issn.0258-7998.2011.12.016 | 
Cover
| Summary: | 提出了一种基于FPGA的DMA方式高速数据采集系统设计方案。该方案由底层控制器提供精确采样时序,保证ADC器件的采样吞吐;采用支持PCI协议的DMA方式的数据采集机制,优化数据采集存储及向上位机交互方式,以确保采集数据的高实时性。亥方案具有良好的移植性,可应用于采样速率高、数据采集量大、数据实时性要求高的数据采集系统。 | 
|---|---|
| Bibliography: | He Qiong,Chen Tie, Cheng Xin (1.Department of Electronic, Wuhan Vocational College of Software Engineering, Wuhan 430074, China; 2.State Key Lab of Digital Manufacturing Equipment & Technology, Huazhong University of Science & Technology, Wuhan 430074, China) FPGA ; DMA ; high-speed ; real-time ; data acquisition system This paper proposes a design scheme of DMA mode high-speed real-time data acquisition system based on FPGA. Bottom layer microcontroller provides precise data sampling timing sequence to ensure ADC sampling throughout. Data sampling mechanism under DMA mode supports PCI interface protocol, which ensures systematic high real-time performance. The scheme has excellent portability, can be applied in the data acquisition system which requires high sampling rate, large amount of data and high real-time performance. 11-2305/TN  | 
| ISSN: | 0258-7998 | 
| DOI: | 10.3969/j.issn.0258-7998.2011.12.016 |