基于FPGA的剩余电压检测系统的设计

提出了一种高准确度低功耗的剩余电压检测方法。该测量装置通过过零检测电路获取工频同步信号，在工频交流峰值时刻切断待测设备的电源，由高输入阻抗的输入回路对待测设备的剩余电压进行取样；在NiosⅡ的控制下，采用高速采样保持电路和高精度模数转换器实现设备掉电1s和10s后剩余电压的在线检测。实验证明该测量装置有较好的稳定性，测量准确度达到0．506％，满足测量要求。...

Full description

Saved in:
Bibliographic Details
Published in电子技术应用 Vol. 39; no. 3; pp. 80 - 83
Main Author 王勇 陈章进 江超 朱佳敏 陈奇
Format Journal Article
LanguageChinese
Published 上海大学微电子中心,上海,200072%上海大学机电工程与自动化学院,上海,200072%上海超导有限公司,上海,200241 2013
Subjects
剩余电压
片上系统
绝对值电路
采样保持
片上系统
剩余电压
采样保持
绝对值电路
Online AccessGet full text
ISSN0258-7998

Cover

More Information
Summary:提出了一种高准确度低功耗的剩余电压检测方法。该测量装置通过过零检测电路获取工频同步信号，在工频交流峰值时刻切断待测设备的电源，由高输入阻抗的输入回路对待测设备的剩余电压进行取样；在NiosⅡ的控制下，采用高速采样保持电路和高精度模数转换器实现设备掉电1s和10s后剩余电压的在线检测。实验证明该测量装置有较好的稳定性，测量准确度达到0．506％，满足测量要求。
Bibliography:residual voltage; absolute value circuit; sample and hold; SoPC
This article proposes a high accuracy, low power consumption residual voltage detection method. The measuring device by the zero-crossing detection circuit to obtain the power frequency synchronization signal, at the power frequency AC peak moment to cut off the test device＇s power. System through the high input impedance input circuit to sampling the measured device＇s residual voltage. Under the control of the NIOSII system by using high speed sampling /hold-circuit and high precision ADC to realize equipment power-down after the 1 seconds and 10 seconds on-line detection of residual voltage. By the experimental proof of the measuring device has good stability, measurement accuracy up to 0.506%, which meets measurement requirements.
Wang Yong, Chen Zhangjin, Jiang Chao, Zhu Jiamin, Chen Qi （1. Micro-electronic Research and Development Center, Shanghai University, Shanghai 200072, China; 2. School of Mechatronics Engineering and Automation Shanghai
ISSN:0258-7998