TMSR数字化反应堆保护系统数字信号与逻辑处理功能的FPGA实现探讨
现场可编程逻辑门阵列(Field Programmable Gate Array,FPGA)在反应堆保护系统中得到越来越广泛的应用。中国科学院上海应用物理研究所的钍基熔盐堆(Thorium Molten Salt Reactor,TMSR)核能系统先导项目拟采用FPGA技术开发数字化的反应堆保护系统,本文探讨使用FPGA设计TMSR保护系统的数字信号处理(模数转换芯片驱动、数字滤波、定值比较)以及逻辑处理(逻辑符合)功能模块,同时通过软件仿真和硬件测试,为FPGA功能验证和确认(v&v)打基础。软件仿真和硬件测试结果表明在TMSR保护系统内使用FPGA实现数字信号处理与逻辑处理在技术上是可行的...
Saved in:
| Published in | 核技术 Vol. 38; no. 4; pp. 41 - 47 |
|---|---|
| Main Author | |
| Format | Journal Article |
| Language | Chinese |
| Published |
中国科学院大学 北京100049
2015
中国科学院核辐射与核能技术重点实验室 上海201800%中国科学院上海应用物理研究所 嘉定园区 上海201800 中国科学院上海应用物理研究所 嘉定园区 上海201800 |
| Subjects | |
| Online Access | Get full text |
| ISSN | 0253-3219 |
| DOI | 10.11889/j.0253-3219.2015.hjs.38.040404 |
Cover
| Summary: | 现场可编程逻辑门阵列(Field Programmable Gate Array,FPGA)在反应堆保护系统中得到越来越广泛的应用。中国科学院上海应用物理研究所的钍基熔盐堆(Thorium Molten Salt Reactor,TMSR)核能系统先导项目拟采用FPGA技术开发数字化的反应堆保护系统,本文探讨使用FPGA设计TMSR保护系统的数字信号处理(模数转换芯片驱动、数字滤波、定值比较)以及逻辑处理(逻辑符合)功能模块,同时通过软件仿真和硬件测试,为FPGA功能验证和确认(v&v)打基础。软件仿真和硬件测试结果表明在TMSR保护系统内使用FPGA实现数字信号处理与逻辑处理在技术上是可行的。 |
|---|---|
| Bibliography: | Field Programmable Gate Array (FPGA), Digital Reactor Protection System (DRPS), Logical process, Analog to Digital Converter (ADC) Background: Field Programmable Gate Array (FPGA) can be used to overcome the software common cause failures (CCF), thus is a more and more widely applied to design the Digital Reactor Protection System (DRPS) There are many companies such as State Nuclear Power Automation System Engineering Company (SNPAS, China), RPC Radiy (Ukraine), etc., are doing research on FPGA-based DRPS. Thorium Molten Salt Reactor (TMSR) project plans to do the same work now. Purpose: Digital signal process (analog to digital converter driven, digital filter, and quantitative comparison), logic process (two-out-of-four logic, 2004) and data communication are some key components in DRPS design. It is important to test whether FPGA is able to realize these key techniques or not. Methods: First of all, the flash-based FPGA made by Actel Company is selected to design for digital signal process and logic proces |
| ISSN: | 0253-3219 |
| DOI: | 10.11889/j.0253-3219.2015.hjs.38.040404 |