A Survey on Coarse-Grained Reconfigurable Architectures from a Performance Perspective
With the end of both Dennard's scaling and Moore's law, computer users and researchers are aggressively exploring alternative forms of computing in order to continue the performance scaling that we have come to enjoy. Among the more salient and practical of the post-Moore alternatives are...
Saved in:
| Published in | IEEE access Vol. 8; p. 1 |
|---|---|
| Main Authors | , , |
| Format | Journal Article |
| Language | English |
| Published |
Piscataway
IEEE
01.01.2020
The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subjects | |
| Online Access | Get full text |
| ISSN | 2169-3536 2169-3536 |
| DOI | 10.1109/ACCESS.2020.3012084 |
Cover
| Abstract | With the end of both Dennard's scaling and Moore's law, computer users and researchers are aggressively exploring alternative forms of computing in order to continue the performance scaling that we have come to enjoy. Among the more salient and practical of the post-Moore alternatives are reconfigurable systems, with Coarse-Grained Reconfigurable Architectures (CGRAs) seemingly capable of striking a balance between performance and programmability. In this paper, we survey the landscape of CGRAs. We summarize nearly three decades of literature on the subject, with a particular focus on the premise behind the different CGRAs and how they have evolved. Next, we compile metrics of available CGRAs and analyze their performance properties in order to understand and discover knowledge gaps and opportunities for future CGRA research specialized towards High-Performance Computing (HPC). We find that there are ample opportunities for future research on CGRAs, in particular with respect to size, functionality, support for parallel programming models, and to evaluate more complex applications. |
|---|---|
| AbstractList | With the end of both Dennard's scaling and Moore's law, computer users and researchers are aggressively exploring alternative forms of computing in order to continue the performance scaling that we have come to enjoy. Among the more salient and practical of the post-Moore alternatives are reconfigurable systems, with Coarse-Grained Reconfigurable Architectures (CGRAs) seemingly capable of striking a balance between performance and programmability. In this paper, we survey the landscape of CGRAs. We summarize nearly three decades of literature on the subject, with a particular focus on the premise behind the different CGRAs and how they have evolved. Next, we compile metrics of available CGRAs and analyze their performance properties in order to understand and discover knowledge gaps and opportunities for future CGRA research specialized towards High-Performance Computing (HPC). We find that there are ample opportunities for future research on CGRAs, in particular with respect to size, functionality, support for parallel programming models, and to evaluate more complex applications. |
| Author | Podobas, Artur Matsuoka, Satoshi Sano, Kentaro |
| Author_xml | – sequence: 1 givenname: Artur surname: Podobas fullname: Podobas, Artur organization: RIKEN Center for Computational Science, Kobe, Hyogo, Japan and KTH Royal Institute of Technology, Stockholm, Sweden. (e-mail: artur@podobas.net) – sequence: 2 givenname: Kentaro surname: Sano fullname: Sano, Kentaro organization: RIKEN Center for Computational Science, Kobe, Hyogo, Japan – sequence: 3 givenname: Satoshi surname: Matsuoka fullname: Matsuoka, Satoshi organization: RIKEN Center for Computational Science, Kobe, Hyogo, Japan and Tokyo Institute of Technology, Tokyo, Japan |
| BackLink | https://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-281172$$DView record from Swedish Publication Index |
| BookMark | eNp9kU9v1DAQxSNUJErpJ-glEucsHv9LfIxCKZUqUbHQq-U4k9bLbrzYTqt-e7xNqYADvng0fu83tt_b4mjyExbFGZAVAFEf2q47X69XlFCyYgQoafir4piCVBUTTB79Ub8pTmPckLya3BL1cXHTlus53ONj6aey8yZErC6CcRMO5Ve0fhrd7RxMv8WyDfbOJbRpDhjLMfhdacprDKMPOzNZPNRxn8_dPb4rXo9mG_H0eT8pvn86_9Z9rq6-XFx27VVlOZepYtQoUhusoRYwCGiaoZfMkkYaLgahBKMCrZH9oCSVIDkdBWdqqCmgtaphJ8Xlwh282eh9cDsTHrU3Tj81fLjVJiRnt6h7OvImT4WR1nzItUEwYIaMGkGCyqxqYcUH3M_9X7SP7qZ9ov1Id5o2ADXN-veLfh_8zxlj0hs_hyk_V1MuuOSMkQNVLSobfIwBR21dMsn5KeVv3mog-pCiXlLUhxT1c4rZy_7x_r7T_11ni8sh4otDAVeSAPsF3pipGA |
| CODEN | IAECCG |
| CitedBy_id | crossref_primary_10_1109_ACCESS_2022_3201107 crossref_primary_10_3390_electronics10212590 crossref_primary_10_1109_ACCESS_2024_3411307 crossref_primary_10_1109_TBCAS_2021_3120965 crossref_primary_10_1007_s11227_023_05707_0 crossref_primary_10_2174_2352096515666220603165247 crossref_primary_10_1145_3547657 crossref_primary_10_1109_TCAD_2024_3451978 crossref_primary_10_3390_electronics10172048 crossref_primary_10_1109_TVLSI_2024_3415486 crossref_primary_10_1145_3543544 crossref_primary_10_1145_3631118 crossref_primary_10_1016_j_sysarc_2024_103243 crossref_primary_10_1109_JXCDC_2021_3120977 crossref_primary_10_1109_ACCESS_2024_3479933 crossref_primary_10_1145_3629520 crossref_primary_10_1007_s11265_022_01760_9 crossref_primary_10_1080_00051144_2023_2243142 crossref_primary_10_1016_j_micpro_2025_105142 crossref_primary_10_3390_computers11050076 crossref_primary_10_1145_3663675 crossref_primary_10_1109_ACCESS_2024_3524415 crossref_primary_10_3390_ph15010063 crossref_primary_10_1007_s11265_021_01641_7 crossref_primary_10_1145_3656642 crossref_primary_10_1088_1742_6596_2849_1_012106 crossref_primary_10_1145_3550071 crossref_primary_10_3390_electronics10060669 crossref_primary_10_1007_s10617_021_09258_6 crossref_primary_10_1016_j_jocs_2023_102178 crossref_primary_10_1016_j_compfluid_2024_106243 crossref_primary_10_1109_TPDS_2024_3402098 crossref_primary_10_1145_3572908 crossref_primary_10_1109_MM_2021_3088670 crossref_primary_10_1007_s11227_022_04555_8 crossref_primary_10_1109_JSSC_2022_3212685 crossref_primary_10_4316_AECE_2022_03002 |
| Cites_doi | 10.1023/A:1024499601571 10.1109/ASAP49362.2020.00010 10.1007/s11265-008-0297-0 10.1109/MICRO.1998.742118 10.1109/MCSE.2017.29 10.1109/12.859540 10.1109/HOTCHIPS.2009.7478342 10.1109/ASAP.2017.7995277 10.1587/elex.13.20160893 10.1109/SBESC.2014.21 10.1109/FPT.2009.5377609 10.1109/FCCM.2011.25 10.1109/LES.2011.2167713 10.1109/MICRO.2003.1253203 10.1109/ACSSC.2009.5470112 10.1007/978-3-540-45234-8_7 10.1145/3061639.3062262 10.1109/2.839324 10.1109/RECONFIG.2018.8641720 10.1145/1508128.1508160 10.1145/3174243.3174248 10.1109/FPGA.1994.315602 10.1007/978-3-540-45234-8_41 10.1109/MC.2004.65 10.1109/MM.2006.82 10.1145/800046.801649 10.1109/APCCAS.2018.8605639 10.1142/S0129626411000151 10.1109/ISCAS.2018.8351816 10.1007/3-540-48311-X_102 10.1109/MM.2008.31 10.1109/HOTCHIPS.2005.7476596 10.1109/DSD.2012.111 10.1145/1233307.1233308 10.1109/HOTCHIPS.2019.8875639 10.1145/1046192.1046247 10.1109/IPDPS.2007.370382 10.1109/LCA.2020.2973991 10.1109/SBESC.2018.00044 10.1109/VLSID.2016.29 10.1109/FPT.2004.1393261 10.1145/378239.378459 10.1109/HOTCHIPS.2008.7476551 10.1109/FPT.2014.7082748 10.1109/ISSoC.2012.6376372 10.1109/ASAP.2010.5540750 10.1109/MM.2017.3211127 10.1007/3-540-58419-6_85 10.1109/ICIP.2001.958109 10.1109/FPT.2012.6412157 10.1145/1028176.1006733 10.1109/2.982917 10.1109/JSSC.2009.2013772 10.1007/978-1-4020-6505-7_2 10.1109/MM.2011.24 10.1145/2435264.2435292 10.1109/DATE.2001.915091 10.5753/sbesc_estendido.2019.8645 10.1145/1454115.1454128 10.1109/FCCM.2011.38 10.1109/FCCM.2016.12 10.1109/HPCA.2012.6168949 10.1109/TVLSI.2012.2207748 10.1023/A:1008155020711 10.23919/DATE48585.2020.9116408 10.1109/FPL.2013.6645553 10.1145/1014194.800930 10.1145/3140659.3080254 10.1007/978-3-319-31596-6_3 10.1109/FCCM.2015.48 10.1561/1000000005 10.1145/342001.339687 10.1145/2654822.2541961 10.1109/FPGA.1996.564808 10.1109/JSSC.1974.1050511 10.1145/2528521.1508246 10.1007/978-3-540-71431-6_3 10.1145/3289602.3294007 10.1145/2927964.2927970 10.1109/JETCAS.2019.2910232 10.1109/ISCAS.2017.8050238 10.1007/3-540-61730-2_13 10.1109/RECONFIG.2017.8279789 10.1109/MM.2012.51 10.1109/FPGA.1997.624610 10.1109/JSSC.2016.2616357 10.1145/2155620.2155623 10.1145/3352460.3358276 10.1145/2435227.2435259 10.1145/2684746.2689071 10.1109/MDT.2005.27 10.1145/1296907.1296909 10.1109/FCCM.2012.25 10.1145/3079856.3080255 10.1145/2678373.2665703 10.1109/ASAP.2019.00016 10.1038/nature14539 10.1109/ISVLSI.2006.76 10.1145/3241793.3241806 10.1109/FCCM.2014.12 10.1145/1168919.1168878 10.1109/HPCC-CSS-ICESS.2015.139 10.1109/AHS.2009.37 10.1007/s11265-011-0642-6 10.1155/2009/518659 10.1109/FPT.2016.7929537 10.1145/1186736.1186737 10.1587/elex.16.20190610 10.1145/3192366.3192379 10.1109/FPT.2011.6132668 10.1145/3229631.3229650 10.1109/SOCDC.2008.4815734 10.1109/ICCD.2003.1240891 10.1109/FPGA.1998.707876 10.1109/TVLSI.2010.2044667 10.1145/2847263.2847267 10.1145/1629395.1629433 10.1109/ISSCC.2008.4523070 10.1145/329166.329193 10.1109/CODES-ISSS.2013.6658993 10.1109/MICRO.2018.00013 10.1145/2872887.2750380 10.1109/LES.2018.2849267 10.1109/TVLSI.2018.2797600 10.1109/ISCAS.2012.6271851 10.1109/CICC.2002.1012767 10.1109/2.612254 10.1145/3289602.3293906 10.1109/MM.2011.23 10.1109/FCCM.2019.00019 10.1109/MM.2002.997877 10.1145/3358187 10.1109/HOTCHIPS.2005.7476592 10.1109/CGO.2006.10 10.1145/296399.296444 10.1109/HOTCHIPS.2005.7476599 10.1109/MC.2007.445 10.1109/ReCoSoC.2018.8449384 10.1007/978-3-540-71431-6_1 10.1109/MDT.2003.1173050 10.1109/ISCA.2008.33 10.1109/54.544531 10.1109/2.839323 10.1145/1669112.1669160 10.1109/SC.2016.34 10.1109/FPL.2013.6645515 10.1093/ietcom/e89-b.12.3179 10.1109/JPROC.1998.658762 10.1109/FPGA.1997.624600 10.1109/FCCM.2016.10 10.1109/ISCAS.2018.8351749 10.5120/7429-0104 10.1007/978-3-642-28365-9_4 10.1109/BioCAS.2016.7833820 10.1109/FPL.2009.5272353 10.1145/980152.980156 10.1007/s11554-008-0071-3 10.1109/TCAD.2019.2937738 10.1145/3079856.3080256 10.1145/2038698.2038728 10.1109/SAMOS.2016.7818353 10.1109/FPT.2017.8280154 10.1109/FPT.2015.7393130 |
| ContentType | Journal Article |
| Copyright | Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2020 |
| Copyright_xml | – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2020 |
| DBID | 97E ESBDL RIA RIE AAYXX CITATION 7SC 7SP 7SR 8BQ 8FD JG9 JQ2 L7M L~C L~D ADTPV AFDQA AOWAS D8T D8V ZZAVC DOA |
| DOI | 10.1109/ACCESS.2020.3012084 |
| DatabaseName | IEEE All-Society Periodicals Package (ASPP) 2005–Present IEEE Xplore Open Access Journals IEEE All-Society Periodicals Package (ASPP) 1998–Present IEEE/IET Electronic Library (IEL) (UW System Shared) CrossRef Computer and Information Systems Abstracts Electronics & Communications Abstracts Engineered Materials Abstracts METADEX Technology Research Database Materials Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional SwePub SWEPUB Kungliga Tekniska Högskolan full text SwePub Articles SWEPUB Freely available online SWEPUB Kungliga Tekniska Högskolan SwePub Articles full text DOAJ Directory of Open Access Journals |
| DatabaseTitle | CrossRef Materials Research Database Engineered Materials Abstracts Technology Research Database Computer and Information Systems Abstracts – Academic Electronics & Communications Abstracts ProQuest Computer Science Collection Computer and Information Systems Abstracts Advanced Technologies Database with Aerospace METADEX Computer and Information Systems Abstracts Professional |
| DatabaseTitleList | Materials Research Database |
| Database_xml | – sequence: 1 dbid: DOA name: DOAJ Open Access Full Text url: https://www.doaj.org/ sourceTypes: Open Website – sequence: 2 dbid: RIE name: IEEE Xplore url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EISSN | 2169-3536 |
| EndPage | 1 |
| ExternalDocumentID | oai_doaj_org_article_b2f484461f274df48ae1a1ad21ef1619 oai_DiVA_org_kth_281172 10_1109_ACCESS_2020_3012084 9149601 |
| Genre | orig-research |
| GrantInformation_xml | – fundername: New Energy and Industrial Technology Development Organization funderid: 10.13039/501100001863 |
| GroupedDBID | 0R~ 5VS 6IK 97E AAJGR ABAZT ABVLG ACGFS ADBBV ALMA_UNASSIGNED_HOLDINGS BCNDV BEFXN BFFAM BGNUA BKEBE BPEOZ EBS ESBDL GROUPED_DOAJ IPLJI JAVBF KQ8 M43 M~E O9- OCL OK1 RIA RIE RNS 4.4 AAYXX AGSQL CITATION EJD RIG 7SC 7SP 7SR 8BQ 8FD JG9 JQ2 L7M L~C L~D ADTPV AFDQA AOWAS D8T D8V ZZAVC |
| ID | FETCH-LOGICAL-c446t-32a907ae71751d5188db63c086a45d595325eca6bd96261642f5439d721ecc983 |
| IEDL.DBID | RIE |
| ISSN | 2169-3536 |
| IngestDate | Wed Aug 27 01:22:08 EDT 2025 Thu Aug 21 06:45:49 EDT 2025 Mon Jun 30 06:17:59 EDT 2025 Tue Jul 01 02:55:39 EDT 2025 Thu Apr 24 23:05:34 EDT 2025 Wed Aug 27 02:33:35 EDT 2025 |
| IsDoiOpenAccess | true |
| IsOpenAccess | true |
| IsPeerReviewed | true |
| IsScholarly | true |
| Language | English |
| License | https://creativecommons.org/licenses/by/4.0/legalcode |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-c446t-32a907ae71751d5188db63c086a45d595325eca6bd96261642f5439d721ecc983 |
| Notes | ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14 |
| ORCID | 0000-0001-5452-6794 |
| OpenAccessLink | https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/document/9149601 |
| PQID | 2454643309 |
| PQPubID | 4845423 |
| PageCount | 1 |
| ParticipantIDs | proquest_journals_2454643309 ieee_primary_9149601 crossref_primary_10_1109_ACCESS_2020_3012084 doaj_primary_oai_doaj_org_article_b2f484461f274df48ae1a1ad21ef1619 crossref_citationtrail_10_1109_ACCESS_2020_3012084 swepub_primary_oai_DiVA_org_kth_281172 |
| ProviderPackageCode | CITATION AAYXX |
| PublicationCentury | 2000 |
| PublicationDate | 2020-01-01 |
| PublicationDateYYYYMMDD | 2020-01-01 |
| PublicationDate_xml | – month: 01 year: 2020 text: 2020-01-01 day: 01 |
| PublicationDecade | 2020 |
| PublicationPlace | Piscataway |
| PublicationPlace_xml | – name: Piscataway |
| PublicationTitle | IEEE access |
| PublicationTitleAbbrev | Access |
| PublicationYear | 2020 |
| Publisher | IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher_xml | – name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| References | ref56 ref59 ref58 ref52 ref55 ref54 chandra (ref199) 2001 martina (ref105) 2019 putnam (ref112) 2005 mei (ref57) 2002 ref50 (ref195) 2020 ref46 ref48 ref42 ref41 ref44 ref43 ref49 ref8 ref7 ref9 ref4 ref3 ref6 ref100 ref101 ref40 ref35 ref34 ref37 ref36 ref31 ref30 ref33 hartenstein (ref45) 1998 ref39 ref38 (ref167) 2016 ref24 ref23 ref26 ref25 ref20 ref22 ref21 (ref201) 2015 ref28 ref29 ref200 liu (ref27) 2019; 52 chapiro (ref128) 1984 fleming (ref19) 2019 ref129 parulkar (ref75) 2008 ref97 ref126 ref96 ref127 ref99 ref125 liu (ref184) 2015 ref93 ref133 ref92 ref134 ref95 ref131 ref94 ref132 ref130 ref91 ref90 ref89 fan (ref144) 2016 ref139 kisiel (ref194) 2005 michael (ref32) 1997; 30 ref86 ref85 ref138 ref88 ref135 ref87 ref136 esmaeilzadeh (ref198) 2011 koch (ref192) 2012; 153 ref82 ref81 ref145 ref83 ref140 ref141 ref79 ref108 ref78 ref109 ref107 ref74 ref77 ref102 ref76 ref103 lewis (ref190) 2013 ref71 ref111 ref110 ho ahn (ref53) 2002 ref68 ref119 ref67 ref117 ref69 ref118 ref64 ref115 ref63 ref116 ref66 ref113 ref114 ref60 ref122 ref123 ref62 ref120 ref61 ref121 agarwal (ref16) 1997 ref168 ref169 ref170 feng (ref180) 2013 ref177 ref178 ref175 ref176 lee (ref65) 2003 ref173 ref174 gebhart (ref72) 2009; 44 ref171 ref172 ref179 ref181 ref188 ref189 ref186 ref187 ref185 ref182 ref183 shami (ref104) 2012 ref148 ref149 ref146 ref147 (ref137) 2019 (ref202) 2018 ref155 ref156 ref153 schuman (ref5) 2016 ref154 ref151 ref152 ref150 lopes (ref84) 2016 ref159 ref157 ref158 ref166 courbariaux (ref143) 2014 ref164 ref165 ref162 ref163 podobas (ref11) 2017 ref160 lecun (ref142) 2015; 521 miyamori (ref15) 1999; 82 ref161 ref13 ref12 ref14 aklah (ref191) 2017 ref10 ref17 ref18 souza (ref80) 2016 asanovi (ref98) 2014 (ref196) 2020 lee (ref47) 1997 ref2 ref1 becker (ref51) 2000 yoder (ref70) 2007 ref197 stathis (ref106) 2019 ref193 gray (ref73) 2018 zhu (ref124) 2010 |
| References_xml | – start-page: 2286 year: 2013 ident: ref180 article-title: Design and evaluation of a novel reconfigurable ALU based on FPGA publication-title: Proc Int Conf Mech Sci Electric Eng Comput (MEC) – ident: ref109 doi: 10.1023/A:1024499601571 – ident: ref135 doi: 10.1109/ASAP49362.2020.00010 – volume: 82 start-page: 389 year: 1999 ident: ref15 article-title: REMARC: Reconfigurable multimedia array coprocessor publication-title: IEICE Trans Inf Syst – ident: ref129 doi: 10.1007/s11265-008-0297-0 – ident: ref52 doi: 10.1109/MICRO.1998.742118 – ident: ref3 doi: 10.1109/MCSE.2017.29 – ident: ref39 doi: 10.1109/12.859540 – ident: ref122 doi: 10.1109/HOTCHIPS.2009.7478342 – ident: ref61 doi: 10.1109/ASAP.2017.7995277 – year: 1984 ident: ref128 article-title: Globally-asynchronous locally-synchronous systems – ident: ref95 doi: 10.1587/elex.13.20160893 – start-page: 2011 year: 2010 ident: ref124 article-title: A reconfigurable multi-processor SoC for media applications publication-title: Proc IEEE Int Symp Circuits Syst – ident: ref79 doi: 10.1109/SBESC.2014.21 – ident: ref94 doi: 10.1109/FPT.2009.5377609 – ident: ref178 doi: 10.1109/FCCM.2011.25 – start-page: 1 year: 2008 ident: ref75 article-title: OpenSPARC: An open platform for hardware reliability experimentation publication-title: Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects – ident: ref163 doi: 10.1109/LES.2011.2167713 – volume: 153 year: 2012 ident: ref192 publication-title: Partial Reconfiguration on FPGAs Architectures Tools and Applications – ident: ref111 doi: 10.1109/MICRO.2003.1253203 – ident: ref8 doi: 10.1109/ACSSC.2009.5470112 – start-page: 63 year: 2005 ident: ref194 article-title: Trends in assembling of advanced IC packages publication-title: J Telecommun Inf Technol – start-page: 14 year: 2002 ident: ref53 article-title: Evaluating the imagine stream architecture publication-title: Proc 31st Annu Int Symp Comput Arch – ident: ref54 doi: 10.1007/978-3-540-45234-8_7 – ident: ref60 doi: 10.1145/3061639.3062262 – ident: ref49 doi: 10.1109/2.839324 – ident: ref110 doi: 10.1109/RECONFIG.2018.8641720 – start-page: 174 year: 2016 ident: ref84 article-title: Versat, a minimal coarse-grain reconfigurable array publication-title: Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects – ident: ref21 doi: 10.1145/1508128.1508160 – ident: ref13 doi: 10.1145/3174243.3174248 – ident: ref44 doi: 10.1109/FPGA.1994.315602 – ident: ref31 doi: 10.1007/978-3-540-45234-8_41 – ident: ref66 doi: 10.1109/MC.2004.65 – ident: ref77 doi: 10.1109/MM.2006.82 – ident: ref56 doi: 10.1145/800046.801649 – ident: ref147 doi: 10.1109/APCCAS.2018.8605639 – ident: ref200 doi: 10.1142/S0129626411000151 – ident: ref97 doi: 10.1109/ISCAS.2018.8351816 – ident: ref38 doi: 10.1007/3-540-48311-X_102 – ident: ref120 doi: 10.1109/MM.2008.31 – ident: ref126 doi: 10.1109/HOTCHIPS.2005.7476596 – ident: ref181 doi: 10.1109/DSD.2012.111 – ident: ref113 doi: 10.1145/1233307.1233308 – year: 2012 ident: ref104 article-title: Dynamically reconfigurable resource array – ident: ref18 doi: 10.1109/HOTCHIPS.2019.8875639 – ident: ref169 doi: 10.1145/1046192.1046247 – ident: ref166 doi: 10.1109/IPDPS.2007.370382 – ident: ref136 doi: 10.1109/LCA.2020.2973991 – ident: ref99 doi: 10.1109/SBESC.2018.00044 – ident: ref131 doi: 10.1109/VLSID.2016.29 – ident: ref125 doi: 10.1109/FPT.2004.1393261 – ident: ref102 doi: 10.1145/378239.378459 – ident: ref187 doi: 10.1109/HOTCHIPS.2008.7476551 – volume: 52 start-page: 118 year: 2019 ident: ref27 article-title: A survey of coarse-grained reconfigurable architecture and design: Taxonomy, challenges, and applications publication-title: ACM Comput Surv – ident: ref189 doi: 10.1109/FPT.2014.7082748 – ident: ref173 doi: 10.1109/ISSoC.2012.6376372 – ident: ref86 doi: 10.1109/ASAP.2010.5540750 – ident: ref4 doi: 10.1109/MM.2017.3211127 – ident: ref43 doi: 10.1007/3-540-58419-6_85 – ident: ref130 doi: 10.1109/ICIP.2001.958109 – ident: ref63 doi: 10.1109/FPT.2012.6412157 – ident: ref34 doi: 10.1145/1028176.1006733 – ident: ref117 doi: 10.1109/2.982917 – ident: ref127 doi: 10.1109/JSSC.2009.2013772 – ident: ref25 doi: 10.1007/978-1-4020-6505-7_2 – ident: ref123 doi: 10.1109/MM.2011.24 – start-page: 147 year: 2013 ident: ref190 article-title: Architectural enhancements in StratixV publication-title: Proc ACM/SIGDA Int Symp Field Program Gate Arrays doi: 10.1145/2435264.2435292 – ident: ref24 doi: 10.1109/DATE.2001.915091 – ident: ref81 doi: 10.5753/sbesc_estendido.2019.8645 – ident: ref78 doi: 10.1145/1454115.1454128 – ident: ref155 doi: 10.1109/FCCM.2011.38 – ident: ref7 doi: 10.1109/FCCM.2016.12 – start-page: 365 year: 2011 ident: ref198 article-title: Dark silicon and the end of multicore scaling publication-title: 2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA – ident: ref76 doi: 10.1109/HPCA.2012.6168949 – start-page: 172 year: 2003 ident: ref65 article-title: Evaluating memory architectures for media applications on coarse-grained reconfigurable architectures publication-title: Proc IEEE Int Conf Appl -Specific Syst Archit Processors – ident: ref93 doi: 10.1109/TVLSI.2012.2207748 – year: 2018 ident: ref202 publication-title: ECP Proxy Apps Suite – ident: ref6 doi: 10.1023/A:1008155020711 – ident: ref96 doi: 10.23919/DATE48585.2020.9116408 – ident: ref188 doi: 10.1109/FPL.2013.6645553 – ident: ref28 doi: 10.1145/1014194.800930 – ident: ref146 doi: 10.1145/3140659.3080254 – ident: ref103 doi: 10.1007/978-3-319-31596-6_3 – ident: ref193 doi: 10.1109/FCCM.2015.48 – ident: ref9 doi: 10.1561/1000000005 – ident: ref46 doi: 10.1145/342001.339687 – ident: ref108 doi: 10.1145/2654822.2541961 – ident: ref37 doi: 10.1109/FPGA.1996.564808 – ident: ref1 doi: 10.1109/JSSC.1974.1050511 – volume: 44 start-page: 1 year: 2009 ident: ref72 article-title: An evaluation of the TRIPS computer system publication-title: ACM SIGARCH Comput Archit News doi: 10.1145/2528521.1508246 – ident: ref58 doi: 10.1007/978-3-540-71431-6_3 – ident: ref151 doi: 10.1145/3289602.3294007 – year: 2015 ident: ref184 article-title: Automatic nested loop acceleration on FPGAs using soft CGRA overlay publication-title: arXiv 1509 00042 – ident: ref183 doi: 10.1145/2927964.2927970 – year: 2020 ident: ref195 publication-title: TechPowerUp – ident: ref149 doi: 10.1109/JETCAS.2019.2910232 – ident: ref160 doi: 10.1109/ISCAS.2017.8050238 – start-page: 330 year: 1997 ident: ref47 article-title: MediaBench: A tool for evaluating and synthesizing multimedia and communications systems publication-title: Proc 30th Annu Int Symp MicroArchitecture – ident: ref41 doi: 10.1007/3-540-61730-2_13 – ident: ref157 doi: 10.1109/RECONFIG.2017.8279789 – ident: ref74 doi: 10.1109/MM.2012.51 – ident: ref42 doi: 10.1109/FPGA.1997.624610 – ident: ref148 doi: 10.1109/JSSC.2016.2616357 – ident: ref140 doi: 10.1145/2155620.2155623 – ident: ref100 doi: 10.1145/3352460.3358276 – ident: ref165 doi: 10.1145/2435227.2435259 – year: 2014 ident: ref98 article-title: Instruction sets should be free: The case For RISC-V – ident: ref162 doi: 10.1145/2684746.2689071 – ident: ref55 doi: 10.1109/MDT.2005.27 – start-page: 1 year: 2016 ident: ref144 article-title: DT-CGRA: Dual-track coarse-grained reconfigurable architecture for stream applications publication-title: Proc Int Conf Field Program Logic Appl (FPL) – year: 2020 ident: ref196 publication-title: NVIDIA Cuda Programming Guides(s) – year: 2017 ident: ref191 article-title: A hybrid partially reconfigurable overlay supporting just-in-time assembly of custom accelerators on FPGAs – ident: ref121 doi: 10.1145/1296907.1296909 – year: 2016 ident: ref167 publication-title: MicroBlaze Processor Reference Guide (UG984) – ident: ref168 doi: 10.1109/FCCM.2012.25 – start-page: 150 year: 1998 ident: ref45 article-title: Using the Kress array for reconfigurable computing publication-title: Proc Configurable Comput – ident: ref101 doi: 10.1145/3079856.3080255 – ident: ref118 doi: 10.1145/2678373.2665703 – ident: ref10 doi: 10.1109/ASAP.2019.00016 – volume: 521 start-page: 436 year: 2015 ident: ref142 article-title: Deep learning publication-title: Nature doi: 10.1038/nature14539 – ident: ref164 doi: 10.1109/ISVLSI.2006.76 – year: 2005 ident: ref112 article-title: The microarchitecture of a pipelined wave scalar processor: An RTL-based study – ident: ref154 doi: 10.1145/3241793.3241806 – year: 2019 ident: ref19 article-title: Apparatus, methods, and systems with a configurable spatial accelerator – ident: ref139 doi: 10.1109/FCCM.2014.12 – ident: ref114 doi: 10.1145/1168919.1168878 – ident: ref132 doi: 10.1109/HPCC-CSS-ICESS.2015.139 – ident: ref85 doi: 10.1109/AHS.2009.37 – year: 2019 ident: ref105 article-title: Design of a coarse grain reconfigurable array for neural networks – ident: ref172 doi: 10.1007/s11265-011-0642-6 – ident: ref91 doi: 10.1155/2009/518659 – ident: ref152 doi: 10.1109/FPT.2016.7929537 – ident: ref115 doi: 10.1145/1186736.1186737 – ident: ref170 doi: 10.1587/elex.16.20190610 – ident: ref134 doi: 10.1145/3192366.3192379 – start-page: 1 year: 2000 ident: ref51 article-title: Fast communication mechanisms in coarse-grained dynamically reconfigurable array architectures publication-title: Proc PDPTA – ident: ref153 doi: 10.1109/FPT.2011.6132668 – ident: ref107 doi: 10.1145/3229631.3229650 – ident: ref40 doi: 10.1109/SOCDC.2008.4815734 – year: 2018 ident: ref73 article-title: Towards an area-efficient implementation of a high ILP EDGE soft processor publication-title: arXiv 1803 06617 – ident: ref68 doi: 10.1109/ICCD.2003.1240891 – ident: ref36 doi: 10.1109/FPGA.1998.707876 – ident: ref116 doi: 10.1109/TVLSI.2010.2044667 – ident: ref88 doi: 10.1145/2847263.2847267 – ident: ref87 doi: 10.1145/1629395.1629433 – ident: ref35 doi: 10.1109/ISSCC.2008.4523070 – ident: ref48 doi: 10.1145/329166.329193 – ident: ref175 doi: 10.1109/CODES-ISSS.2013.6658993 – ident: ref119 doi: 10.1109/MICRO.2018.00013 – ident: ref141 doi: 10.1145/2872887.2750380 – start-page: 1 year: 1997 ident: ref16 article-title: The raw compiler project publication-title: Proc 2nd SUIF Compiler Workshop – ident: ref156 doi: 10.1109/LES.2018.2849267 – year: 2019 ident: ref106 article-title: EBrainII: A 3 kW realtime custom 3D DRAM integrated ASIC implementation of a biologically plausible model of a human scale cortex publication-title: arXiv 1911 00889 – ident: ref145 doi: 10.1109/TVLSI.2018.2797600 – start-page: 1598 year: 2016 ident: ref80 article-title: A reconfigurable heterogeneous multicore with a homogeneous ISA publication-title: Proc Des Autom Test Eur (DATE) Conf – ident: ref177 doi: 10.1109/ISCAS.2012.6271851 – ident: ref50 doi: 10.1109/CICC.2002.1012767 – volume: 30 start-page: 86 year: 1997 ident: ref32 article-title: Baring it all to software: The raw machine publication-title: IEEE Comput doi: 10.1109/2.612254 – ident: ref150 doi: 10.1145/3289602.3293906 – ident: ref82 doi: 10.1109/MM.2011.23 – ident: ref62 doi: 10.1109/FCCM.2019.00019 – ident: ref33 doi: 10.1109/MM.2002.997877 – ident: ref176 doi: 10.1145/3358187 – ident: ref71 doi: 10.1109/HOTCHIPS.2005.7476592 – ident: ref69 doi: 10.1109/CGO.2006.10 – ident: ref30 doi: 10.1145/296399.296444 – ident: ref179 doi: 10.1109/HOTCHIPS.2005.7476599 – year: 2015 ident: ref201 publication-title: Fiber Miniapp Suite – ident: ref197 doi: 10.1109/MC.2007.445 – year: 2019 ident: ref137 publication-title: Wafer-Scale Deep Learning – ident: ref83 doi: 10.1109/ReCoSoC.2018.8449384 – ident: ref59 doi: 10.1007/978-3-540-71431-6_1 – ident: ref64 doi: 10.1109/MDT.2003.1173050 – year: 2014 ident: ref143 article-title: Training deep neural networks with low precision multiplications publication-title: Arxiv 1412 7024 – start-page: 1 year: 2007 ident: ref70 article-title: Software infrastructure and tools for the TRIPS prototype publication-title: Proceedings of the Work on Modeling Benchmarking and Simulation – ident: ref138 doi: 10.1109/ISCA.2008.33 – ident: ref20 doi: 10.1109/54.544531 – ident: ref29 doi: 10.1109/2.839323 – ident: ref89 doi: 10.1145/1669112.1669160 – ident: ref12 doi: 10.1109/SC.2016.34 – year: 2001 ident: ref199 publication-title: Parallel Programming in OpenMP – ident: ref186 doi: 10.1109/FPL.2013.6645515 – ident: ref22 doi: 10.1093/ietcom/e89-b.12.3179 – ident: ref2 doi: 10.1109/JPROC.1998.658762 – ident: ref17 doi: 10.1109/FPGA.1997.624600 – ident: ref182 doi: 10.1109/FCCM.2016.10 – ident: ref159 doi: 10.1109/ISCAS.2018.8351749 – ident: ref23 doi: 10.5120/7429-0104 – ident: ref90 doi: 10.1007/978-3-642-28365-9_4 – ident: ref158 doi: 10.1109/BioCAS.2016.7833820 – start-page: 1 year: 2017 ident: ref11 article-title: Evaluating high-level design strategies on FPGAs for high-performance computing publication-title: Proc Int Conf Field Program Logic Appl (FPL) – ident: ref171 doi: 10.1109/FPL.2009.5272353 – ident: ref67 doi: 10.1145/980152.980156 – ident: ref92 doi: 10.1007/s11554-008-0071-3 – ident: ref161 doi: 10.1109/TCAD.2019.2937738 – ident: ref133 doi: 10.1145/3079856.3080256 – ident: ref174 doi: 10.1145/2038698.2038728 – ident: ref26 doi: 10.1109/SAMOS.2016.7818353 – ident: ref14 doi: 10.1109/FPT.2017.8280154 – start-page: 166 year: 2002 ident: ref57 article-title: DRESC: A retargetable compiler for coarse-grained reconfigurable architectures publication-title: Proc IEEE Int Conf Field-Program Technol (FPT) – ident: ref185 doi: 10.1109/FPT.2015.7393130 – year: 2016 ident: ref5 article-title: Neuromorphic computing: A post-Moore's law complementary architecture |
| SSID | ssj0000816957 |
| Score | 2.4946985 |
| Snippet | With the end of both Dennard's scaling and Moore's law, computer users and researchers are aggressively exploring alternative forms of computing in order to... With the end of both Dennard’s scaling and Moore’s law, computer users and researchers are aggressively exploring alternative forms of computing in order to... |
| SourceID | doaj swepub proquest crossref ieee |
| SourceType | Open Website Open Access Repository Aggregation Database Enrichment Source Index Database Publisher |
| StartPage | 1 |
| SubjectTerms | CGRA Clocks Coarse-Grained Reconfigurable Architectures Computation Computing Trends Field programmable gate arrays FPGA High-Performance Computing Parallel programming Post-Moore Random access memory Reconfigurable control systems Reconfigurable systems Silicon Table lookup |
| SummonAdditionalLinks | – databaseName: DOAJ Directory of Open Access Journals dbid: DOA link: http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwrZ3PT4MwFMcb40kPxp9x_koPxpNktFBGjzidxkRjolt2a0pb1KhgJjPxv_c9YJNd9OKNEErpe6W8D_C-j5BjX6dxL3WpF5sswpSczAOyNR5nJspCXBAjzEa-uY2uhuH1WIxbpb7wn7BaHrg2XDflWRgDs7AM-MnCtnZMM205cxlEK1Xqni_9FkxVa3DMIil6jcwQ82U36fdhRACEHDgVM0bjcOFRVCn2NyVWFqPNtoJo9dQZrJO1JlykSX2ZG2TJ5ZtktSUiuEVGCb2fTj7dFy1y2i8AVJ13iYUfnKUIl3n2_DidYIYUTVpfDT7oYFK8UU3vflIHcHuWerlNhoOLh_6V11RL8AyYp_QCrgF0tQM-E8yizppNo8AAsuhQWCFFwIUzOkqtBIgBSuKZgGjEAgKCG2Uc7JDlvMjdLqEh6xnAwpQ7w0Pha23B-qbHWGQls8zvED4znDKNlDhWtHhVFVL4UtXWVmht1Vi7Q07njd5rJY3fDz9Dj8wPRRnsagdMDtVMDvXX5OiQLfTn_CQSeBAItEMOZv5VzS37oWCkIYRngQ-tTmqfL3R-_jxKqs5fyifFMT-X7_3HNe6TFRx3_VrngCyXk6k7hECnTI-qOf0Nsln17w priority: 102 providerName: Directory of Open Access Journals |
| Title | A Survey on Coarse-Grained Reconfigurable Architectures from a Performance Perspective |
| URI | https://ieeexplore.ieee.org/document/9149601 https://www.proquest.com/docview/2454643309 https://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-281172 https://doaj.org/article/b2f484461f274df48ae1a1ad21ef1619 |
| Volume | 8 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1Nb9QwELVKT3DgqyAW2soHxKnZxo6dxMewpVRIRUjQqjfLX4GqKIu2CRL8emYcb9hFCHGzIif2aCbxPDvvDSEvc2Prygab1a4tkZLTZoBsXcaZK1uBH8QS2cjn78uzC_HuSl7tkKOJCxNCiD-fhTk241m-X7oBt8qOFaTzJZK17kCYjVytaT8FC0goWSVhIZar42axABsAAnJApsgRrcXW4hM1-lNRle38clMzNK4zpw_I-XqG4-8lN_Oht3P38w_xxv814SG5nxJO2owR8ojshO4xubchQ7hHLhv6cVh9Dz_osqOLJUDdkL3F0hHBU4SnXXv9eVghx4o2G-cOtxS5KdTQD7_JB9hekzefkIvTN58WZ1mqt5A5AIV9VnADUNkEQHiSeVRq87YsHIAeI6SXShZcBmdK6xXAIMBZvJWQz3gAkRAIqi6ekt1u2YVnhApWOQCWlgfHhcyN8azlrmKs9Ip5ls8IXztCuyRGjjUxvuoISnKlR-9p9J5O3puRo-mmb6MWx7-7v0YPT11RSDteAIfo9F5qy1tRg_UwvUp4aJvADDMeTGohGVYzsodOnB6S_Dcj--t40emlv9VgqYAEr8jhrldjDG0NfnJ92cTBb_ovmiPDlz__--NfkLtoybjVs092-9UQDiD56e1h3DQ4jLH_C0zEAII |
| linkProvider | IEEE |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1Nb9QwELWqcgAOFCio2xbwAXFqtrFjJ_ExLJQFuhUSbdWb5a9AVZSttglS--uZSbJhFyHEzYr8NRo7nufkvSHkdWxsntlgo9yVKVJyygiQrYs4c2kp8IWYIht5dpJOz8SnC3mxQQ4GLkwIof35LIyx2H7L93PX4FXZoYJwPkWy1j0JqCLv2FrDjQqmkFAy66WFWKwOi8kErAAQyAGbIks0F2vHT6vS36dVWY8wV1VD25PmaIvMlnPsfjC5Gje1Hbu7P-Qb_9eIx-RRH3LSolsjT8hGqJ6ShytChNvkvKBfm8XPcEvnFZ3MAeyG6AMmjwieIkCtystvzQJZVrRY-fJwQ5GdQg398pt-gOUlffMZOTt6fzqZRn3GhcgBLKyjhBsAyyYAxpPMo1abt2niAPYYIb1UMuEyOJNarwAIAdLipYSIxgOMhKWg8uQ52azmVdghVLDMAbS0PDguZGyMZyV3GWOpV8yzeET40hHa9XLkmBXjh25hSax05z2N3tO990bkYGh03alx_Lv6W_TwUBWltNsH4BDd70xteSlysB6mlwkPZROYYcaDSSWEw2pEttGJQye9_0Zkf7ledL_tbzRYKiDES2Jo9aZbQ2uDv7s8L9rBr-rvmiPHl-_-vftX5P70dHasjz-efN4jD9Cq7uJnn2zWiya8gFCoti_bHfAL4WsC4A |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=A+Survey+on+Coarse-Grained+Reconfigurable+Architectures+From+a+Performance+Perspective&rft.jtitle=IEEE+access&rft.au=Podobas%2C+Artur&rft.au=Sano%2C+Kentaro&rft.au=Matsuoka%2C+Satoshi&rft.date=2020-01-01&rft.issn=2169-3536&rft.eissn=2169-3536&rft.volume=8&rft.spage=146719&rft.epage=146743&rft_id=info:doi/10.1109%2FACCESS.2020.3012084&rft.externalDBID=n%2Fa&rft.externalDocID=10_1109_ACCESS_2020_3012084 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=2169-3536&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=2169-3536&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=2169-3536&client=summon |