Pin Assignment Optimization for Large-Scale High-Pin-Count BGA Packages Using Genetic Algorithm

In this paper, a power/ground (P/G) pin optimization method using genetic algorithm (GA) is proposed for large-scale high-pin-count ball grid array (BGA) packages. Two objective functions are derived for signal integrity and power integrity, respectively. A general optimization flow is presented, wh...

Full description

Saved in:
Bibliographic Details
Published inIEEE transactions on components, packaging, and manufacturing technology (2011) Vol. 5; no. 2; pp. 232 - 244
Main Authors Zhuo-Yue Li, Mu-Shui Zhang
Format Journal Article
LanguageEnglish
Published IEEE 01.02.2015
Subjects
Ball grid array (BGA) package
Biological cells
Genetic algorithms
Inductance
Linear programming
Optimization
pin assignment
Pins
signal integrity (SI)
Silicon
system in package (SiP)
Ball grid array (BGA) package
pin assignment
system in package (SiP)
signal integrity (SI)
Online AccessGet full text
ISSN2156-3950
2156-3985
DOI10.1109/TCPMT.2014.2386855

Cover

Abstract In this paper, a power/ground (P/G) pin optimization method using genetic algorithm (GA) is proposed for large-scale high-pin-count ball grid array (BGA) packages. Two objective functions are derived for signal integrity and power integrity, respectively. A general optimization flow is presented, where the basic concepts of GA optimization are introduced and some important considerations for package design are demonstrated. A customized GA flow and two accelerating strategies are developed to improve the efficiency of the optimization procedure. Using GA optimization, the P/G pin assignment of a 40 × 40 BGA package with blocks of core, inputs/outputs and differential pairs can be generated in a few tens of minutes automatically.
AbstractList In this paper, a power/ground (P/G) pin optimization method using genetic algorithm (GA) is proposed for large-scale high-pin-count ball grid array (BGA) packages. Two objective functions are derived for signal integrity and power integrity, respectively. A general optimization flow is presented, where the basic concepts of GA optimization are introduced and some important considerations for package design are demonstrated. A customized GA flow and two accelerating strategies are developed to improve the efficiency of the optimization procedure. Using GA optimization, the P/G pin assignment of a 40 × 40 BGA package with blocks of core, inputs/outputs and differential pairs can be generated in a few tens of minutes automatically.
Author Zhuo-Yue Li
Mu-Shui Zhang
Author_xml – sequence: 1
  surname: Zhuo-Yue Li
  fullname: Zhuo-Yue Li
  organization: Dept. of Electron. & Commun. Eng., Sun Yat-sen Univ., Guangzhou, China
– sequence: 2
  surname: Mu-Shui Zhang
  fullname: Mu-Shui Zhang
  email: zhangmsh@mail.sysu.edu.cn
  organization: Dept. of Electron. & Commun. Eng., Sun Yat-sen Univ., Guangzhou, China
BookMark eNp9kMtOwzAQRS1UJErpD8DGP5Bix4-4yxBBi1TUSrTraOI4qSF1Kjss4OtJH-qCBbOZWdwzozm3aOBaZxC6p2RCKZk-rrPV23oSE8onMVNSCXGFhjEVMmJTJQaXWZAbNA7hg_QlFEkIG6J8ZR1OQ7C12xnX4eW-szv7A51tHa5ajxfgaxO9a2gMntt6G_VAlLVfffZpluIV6E-oTcCbYF2NZ8aZzmqcNnXrbbfd3aHrCppgxuc-QpuX53U2jxbL2WuWLiLNSdJFSakkBVUKUAWHQgItDC-MrIQUpRZVwjiFIiHAeAkCqlIVRIKWXGgWC5awEYpPe7VvQ_Cmyvfe7sB_55TkB0v50VJ-sJSfLfWQ-gNp2x1f7zzY5n_04YRaY8zlVkKI4pywXxtXd-0
CODEN ITCPC8
CitedBy_id crossref_primary_10_1109_TCPMT_2016_2605695
crossref_primary_10_1016_j_asoc_2018_01_016
crossref_primary_10_1109_ACCESS_2019_2934232
crossref_primary_10_1109_TCPMT_2025_3526829
crossref_primary_10_1109_TEMC_2024_3465538
crossref_primary_10_1109_TCPMT_2022_3143110
crossref_primary_10_1109_TCPMT_2023_3336631
crossref_primary_10_1109_TCPMT_2015_2452578
crossref_primary_10_1109_TEMC_2022_3221164
crossref_primary_10_1109_TCPMT_2024_3487577
crossref_primary_10_1016_j_microrel_2018_06_104
crossref_primary_10_1109_TCPMT_2024_3409310
Cites_doi 10.1109/EMAP.2002.1188824
10.1109/TVLSI.2010.2041562
10.1109/ECTC.1990.122322
10.1109/ICEPT.2011.6066884
10.1109/5326.704576
10.1109/TVLSI.2009.2017795
10.1109/TADVP.2004.831897
10.1109/TCAD.1984.1270082
10.1109/ETS.2008.23
10.1109/IMPACT.2008.4783810
10.1109/ECTC.1996.550493
ContentType Journal Article
DBID 97E
RIA
RIE
AAYXX
CITATION
DOI 10.1109/TCPMT.2014.2386855
DatabaseName IEEE All-Society Periodicals Package (ASPP) 2005–Present
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE Electronic Library (IEL)
CrossRef
DatabaseTitle CrossRef
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 2156-3985
EndPage 244
ExternalDocumentID 10_1109_TCPMT_2014_2386855
7008440
Genre orig-research
GrantInformation_xml – fundername: Program of Zhujiang Science and Technology Star of Guangzhou
  grantid: 2012J2200079
GroupedDBID 0R~
4.4
6IK
97E
AAJGR
AARMG
AASAJ
AAWTH
ABAZT
ABQJQ
ABVLG
ACIWK
AENEX
AGQYO
AGSQL
AHBIQ
AKJIK
AKQYR
ALMA_UNASSIGNED_HOLDINGS
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
EBS
EJD
IFIPE
IPLJI
JAVBF
M43
OCL
RIA
RIE
RNS
AAYXX
CITATION
ID FETCH-LOGICAL-c407t-7d861a8d5a8b4ab6a1be4be6f565dc5f7341ab70a34da5afd8b06ac645c325373
IEDL.DBID RIE
ISSN 2156-3950
IngestDate Thu Apr 24 22:59:35 EDT 2025
Wed Oct 01 03:14:39 EDT 2025
Tue Aug 26 16:37:26 EDT 2025
IsPeerReviewed true
IsScholarly true
Issue 2
Keywords Ball grid array (BGA) package
pin assignment
system in package (SiP)
signal integrity (SI)
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c407t-7d861a8d5a8b4ab6a1be4be6f565dc5f7341ab70a34da5afd8b06ac645c325373
PageCount 13
ParticipantIDs crossref_citationtrail_10_1109_TCPMT_2014_2386855
ieee_primary_7008440
crossref_primary_10_1109_TCPMT_2014_2386855
ProviderPackageCode CITATION
AAYXX
PublicationCentury 2000
PublicationDate 2015-02-01
PublicationDateYYYYMMDD 2015-02-01
PublicationDate_xml – month: 02
  year: 2015
  text: 2015-02-01
  day: 01
PublicationDecade 2010
PublicationTitle IEEE transactions on components, packaging, and manufacturing technology (2011)
PublicationTitleAbbrev TCPMT
PublicationYear 2015
Publisher IEEE
Publisher_xml – name: IEEE
References ref12
ref14
lee (ref13) 2009; 17
ref10
ref16
li (ref2) 2001
ref8
chee-hoe (ref7) 2013
sun (ref11) 2008
ref9
ref4
ref3
ref6
(ref1) 2012
ref5
mitchell (ref15) 1999
References_xml – ident: ref10
  doi: 10.1109/EMAP.2002.1188824
– ident: ref14
  doi: 10.1109/TVLSI.2010.2041562
– ident: ref3
  doi: 10.1109/ECTC.1990.122322
– ident: ref8
  doi: 10.1109/ICEPT.2011.6066884
– ident: ref16
  doi: 10.1109/5326.704576
– year: 1999
  ident: ref15
  publication-title: An Introduction to Genetic Algorithms
– start-page: 276
  year: 2001
  ident: ref2
  article-title: Reliability study of high-pin-count flip-chip BGA
  publication-title: Proc 51st Electron Compon Technol Conf
– volume: 17
  start-page: 1087
  year: 2009
  ident: ref13
  article-title: Fast flip-chip pin-out designation respin for package-board codesign
  publication-title: IEEE Trans Very Large Scale Integr (VLSI) Syst
  doi: 10.1109/TVLSI.2009.2017795
– ident: ref4
  doi: 10.1109/TADVP.2004.831897
– ident: ref6
  doi: 10.1109/TCAD.1984.1270082
– ident: ref5
  doi: 10.1109/ETS.2008.23
– start-page: 589
  year: 2013
  ident: ref7
  article-title: Managing BGA test socket SI characterization
  publication-title: Proc IEEE 15th Electron Packag Technol Conf (EPTC)
– start-page: 15
  year: 2008
  ident: ref11
  article-title: Designs of signal-ground bump-patterns for minimizing the simultaneous switching noise in a ball grid array
  publication-title: Proc Elect Perform Electron Packag
– ident: ref9
  doi: 10.1109/IMPACT.2008.4783810
– ident: ref12
  doi: 10.1109/ECTC.1996.550493
– year: 2012
  ident: ref1
  publication-title: Overall Technology Roadmap Characteristics 2012 (ORTC_2012)
SSID ssj0000580703
Score 2.1021454
Snippet In this paper, a power/ground (P/G) pin optimization method using genetic algorithm (GA) is proposed for large-scale high-pin-count ball grid array (BGA)...
SourceID crossref
ieee
SourceType Enrichment Source
Index Database
Publisher
StartPage 232
SubjectTerms Ball grid array (BGA) package
Biological cells
Genetic algorithms
Inductance
Linear programming
Optimization
pin assignment
Pins
signal integrity (SI)
Silicon
system in package (SiP)
Title Pin Assignment Optimization for Large-Scale High-Pin-Count BGA Packages Using Genetic Algorithm
URI https://ieeexplore.ieee.org/document/7008440
Volume 5
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE Electronic Library (IEL)
  customDbUrl:
  eissn: 2156-3985
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0000580703
  issn: 2156-3950
  databaseCode: RIE
  dateStart: 20110101
  isFulltext: true
  titleUrlDefault: https://ieeexplore.ieee.org/
  providerName: IEEE
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LS8NAEF7Ukx58i_XFHrzp1rT7yOZYxQditWAFb2GfWtRWNL34651J0lJExEsIYYeEfMvOzO73zRBy6K2TIvLInGhbJhweEvIomAkty13WBi-F2uHurbp6ENeP8nGOHE-1MCGEknwWmnhbnuX7kRvjVtlJitXfBSTo86lWlVZrup-SSI2zF3vJQUrCeCaTiUYmyU76Z71uH4lcogk-SmlU9s34oZnGKqVfuVgh3ckXVXSSl-a4sE339aNY438_eZUs1wEm7VQzYo3MheE6WZopO7hB8t5gSAGXwVNJBaB3sGy81XpMCkEsvUF6OLsH-AJFIggDA4bq9YKeXnZoz7gXWIY-ack3oFi5Gl5GO69Po49B8fy2SR4uzvtnV6xutAAIJWnBUq9Vy2gvjbbCWGVaNggbVIRozzsZU3B1xqaJ4cIbaaLXNlHGKSEdb0ue8i2yMBwNwzahQnhYIbIIFy2iMkZzbzGJUxnY69ggrclvz11dhRybYbzmZTaSZHkJVY5Q5TVUDXI0tXmvanD8OXoDYZiOrBHY-f3xLlkEY1nxsPfIQvExDvsQZhT2oJxf37GXzZE
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PT9swFLYQHNgOA8amAdvwYbfNJa2fHefYIVjZWlZpReIW-SergHaC9MJfv_eStKqmadoliiI7sfJZfu_Z3_ceYx-C8wqSTMJDzwnwdEgoEwgbu076oodWirTDo0s9uIKv1-p6g31aaWFijDX5LHbotj7LD3O_oK2yk5yyvwMG6FsKAFSj1lrtqGTK0PylanIYlAhZqGypksmKk8npeDQhKhd00EppQ9q-NUu0VlqltiznO2y0HFNDKLntLCrX8U9_pGv830Hvsheti8n7zZzYYxtx9pI9X0s8uM_K8XTGEZnpTU0G4N9x4bhvFZkc3Vg-JIK4-IEARk5UEIEdBOnXK_75S5-Prb_FheiR14wDTrmr8WO8f3czf5hWP-9fsavzs8npQLSlFhCjLK9EHozuWhOUNQ6s07brIrioE_p7wauUo7GzLs-shGCVTcG4TFuvQXnZUzKXr9nmbD6LbxgHCLhGFAkvBpK21sjgKIzTBfY36YB1l7-99G0eciqHcVfW8UhWlDVUJUFVtlAdsI-rPr-aLBz_bL1PMKxatggc_v3xMdseTEbDcnhx-e2IPcMXqYaV_ZZtVg-L-A6djsq9r-fab6KX0N4
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Pin+Assignment+Optimization+for+Large-Scale+High-Pin-Count+BGA+Packages+Using+Genetic+Algorithm&rft.jtitle=IEEE+transactions+on+components%2C+packaging%2C+and+manufacturing+technology+%282011%29&rft.au=Zhuo-Yue+Li&rft.au=Mu-Shui+Zhang&rft.date=2015-02-01&rft.pub=IEEE&rft.issn=2156-3950&rft.volume=5&rft.issue=2&rft.spage=232&rft.epage=244&rft_id=info:doi/10.1109%2FTCPMT.2014.2386855&rft.externalDocID=7008440
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=2156-3950&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=2156-3950&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=2156-3950&client=summon