A fast-lock mixed-mode DLL using a 2-b SAR algorithm

• Published in: IEEE journal of solid-state circuits Vol. 36; no. 10; pp. 1464 - 1471
• Main Authors: Dehng, Guang-Kaai, Lin, Jyh-Woei, Liu, Shen-Iuan
• Format: Journal Article
• Language: English
• Published: New York IEEE 01.10.2001; The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
• Subjects: Algorithms; Automatic control; Clocks; Delay effects; Delay lines; Digital; Digital control; Digital systems; Feedback loop; Jitter; Locks; Phase error; Residues; Synchronization; Synthetic aperture radar; Voltage
• ISSN: 0018-9200; 1558-173X
• DOI: 10.1109/4.953474

In this paper, a fast-lock mixed-mode delay-locked loop (MMDLL) is presented. The digital part of the MMDLL utilizes a 2-b SAR algorithm to achieve short lock time compared to the conventional RDLL, CDLL, and SARDLL, while the analog part helps to reduce the residue phase error introduced by the digital part and improve the output jitter performance. The measured RMS and peak-to-peak jitters and the static phase error are 6.6, 47, and 12.4 ps, respectively, for a 100-MHz input clock. The power consumption is 15.8 mW in the locked state at a 2.7-V supply voltage. The maximum lock time is 13.5 clock cycles (135 ns) when the residue phase error is within 1 LSB (156 ps).