Single event transient pulse width measurement of 65-nm bulk CMOS circuits
Heavy ion results of a 65-nm CMOS SET pulse width testchip are given. The influences of device threshold voltage, temperature and well separation on pulse width are discussed. Experimental data implied that the low device threshold, high temperature and well speraration would contribute to wider SET...
Saved in:
Published in | Journal of semiconductors Vol. 36; no. 11; pp. 93 - 96 |
---|---|
Main Author | |
Format | Journal Article |
Language | English |
Published |
Chinese Institute of Electronics
01.11.2015
|
Subjects | |
Online Access | Get full text |
ISSN | 1674-4926 |
DOI | 10.1088/1674-4926/36/11/115006 |
Cover
Summary: | Heavy ion results of a 65-nm CMOS SET pulse width testchip are given. The influences of device threshold voltage, temperature and well separation on pulse width are discussed. Experimental data implied that the low device threshold, high temperature and well speraration would contribute to wider SET. The multi-peak phenomenon in the distribution of SET pulse width was first observed and its dependence on various factors is also discussed. |
---|---|
Bibliography: | 11-5781/TN Yue Suge,Zhang Xiaolin,Zhao Xinyuan( 1.Beijing University of Aeronautics & Astronautics, Beijing 100191, China; 2.Beijing Microelectronics Technology Institute, Beijing 100076, China) SET; pulsewidth; 65 nm Heavy ion results of a 65-nm CMOS SET pulse width testchip are given. The influences of device threshold voltage, temperature and well separation on pulse width are discussed. Experimental data implied that the low device threshold, high temperature and well speraration would contribute to wider SET. The multi-peak phenomenon in the distribution of SET pulse width was first observed and its dependence on various factors is also discussed. ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 23 |
ISSN: | 1674-4926 |
DOI: | 10.1088/1674-4926/36/11/115006 |