Automotive engine idle speed controller: Nonlinear model predictive control utilizing the firefly algorithm

•NMPC and firefly algorithm were utilized for developing the automotive engine idle speed controller.•The Vivado HLS tool was adopted to perform the complete design flow for FPGA platforms.•Different optimization techniques are applied to achieve the best performance.•The firefly algorithm was emplo...

Full description

Saved in:
Bibliographic Details
Published inComputers & electrical engineering Vol. 108; p. 108688
Main Authors Al-Jarrah, Mohammad A., Jarrah, Amin, Alawaisah, Amal
Format Journal Article
LanguageEnglish
Published Elsevier Ltd 01.05.2023
Subjects
Online AccessGet full text
ISSN0045-7906
DOI10.1016/j.compeleceng.2023.108688

Cover

More Information
Summary:•NMPC and firefly algorithm were utilized for developing the automotive engine idle speed controller.•The Vivado HLS tool was adopted to perform the complete design flow for FPGA platforms.•Different optimization techniques are applied to achieve the best performance.•The firefly algorithm was employed to handle the nonlinearity of NMPC.•The FPGA implementation of the proposed NMPC-FA achieved satisfactory control performance for engine idle speed control. This paper developed an automotive engine idle speed controller using nonlinear model predictive control and the Firefly Algorithm for Idle Speed Engine (NMPC-FA-ISE). The designed NMPC-FA is implemented on a field-programmable gate array (FPGA). The Vivado HLS tool performs the complete design flow for FPGA platforms. It was adopted and used where different optimization techniques are applied to achieve the best performance. Moreover, the Firefly swarm optimization algorithm (FA) was employed to handle the nonlinearity of NMPC instead of traditional techniques. An Engine Idle Speed Controller (ISC) is used to demonstrate the suggested NMPC and FA implementation solution on Python Productivity for the ZYNQ platform (PYNQ). The experimental results of the proposed approach proved that the FPGA implementation of the proposed NMPC-FA achieved satisfactory control performance for the engine idle speed control with a fast response time and acceptable power consumption according to the area occupied on the board. [Display omitted]
ISSN:0045-7906
DOI:10.1016/j.compeleceng.2023.108688