Reliability Enhancements in Memristive Neural Network Architectures
Memristive Crossbar Arrays (MCAs) are widely used in designing fast and compact neuromorphic systems. However, such systems require on-chip implementation of the backpropagation algorithm to accommodate process variations. This paper proposes a low hardware overhead on-chip implementation of the bac...
Saved in:
| Published in | IEEE transactions on nanotechnology Vol. 18; pp. 866 - 878 |
|---|---|
| Main Authors | , , , |
| Format | Journal Article |
| Language | English |
| Published |
New York
IEEE
2019
The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subjects | |
| Online Access | Get full text |
| ISSN | 1536-125X 1941-0085 |
| DOI | 10.1109/TNANO.2019.2933806 |
Cover
| Summary: | Memristive Crossbar Arrays (MCAs) are widely used in designing fast and compact neuromorphic systems. However, such systems require on-chip implementation of the backpropagation algorithm to accommodate process variations. This paper proposes a low hardware overhead on-chip implementation of the backpropagation algorithm that utilizes effectively the very dense MCAs. On-chip learning using the proposed architecture increases the reliability of the neuromorphic system in the presence of process variations in the neural component. The second contribution of this paper is an architectural enhancement to cope with another reliability consideration, namely the aging transistors in the MCA. Experimental results show the impact of reliability enhancement. |
|---|---|
| Bibliography: | ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14 |
| ISSN: | 1536-125X 1941-0085 |
| DOI: | 10.1109/TNANO.2019.2933806 |