On self-tuning networks-on-chip for dynamic network-flow dominance adaptation

Modern network-on-chip (NoC) systems are required to handle complex runtime traffic patterns and unprecedented applications. Data traffics of these applications are difficult to fully comprehend at design time so as to optimize the network design. However, it has been discovered that the majority of...

Full description

Saved in:
Bibliographic Details
Published inACM transactions on embedded computing systems Vol. 13; no. 2s; pp. 1 - 21
Main Authors Wang, Xiaohang, Yang, Mei, Jiang, Yingtao, Liu, Peng, Daneshtalab, Masoud, Palesi, Maurizio, Mak, Terrence
Format Journal Article
LanguageEnglish
Published 01.01.2014
Subjects
Online AccessGet full text
ISSN1539-9087
1558-3465
DOI10.1145/2544375.2544393

Cover

More Information
Summary:Modern network-on-chip (NoC) systems are required to handle complex runtime traffic patterns and unprecedented applications. Data traffics of these applications are difficult to fully comprehend at design time so as to optimize the network design. However, it has been discovered that the majority of dataflows in a network are dominated by less than 10% of the specific pathways. In this article, we introduce a method that is capable of identifying critical pathways in a network at runtime and can then dynamically reconfigure the network to optimize for network performance subject to the identified dominated flows. An online learning and analysis scheme is employed to quickly discover the emerging dominated traffic flows and provides a statistical traffic prediction using regression analysis. The architecture of a self-tuning network is also discussed which can be reconfigured by setting up the identified point-to-point paths for the dominance dataflows in large traffic volumes. The merits of this new approach are experimentally demonstrated using comprehensive NoC simulations. Compared to the conventional network architectures over a range of realistic applications, the proposed self-tuning network approach can effectively reduce the latency and power consumption by as much as 25% and 24%, respectively. We also evaluated the configuration time and additional hardware cost. This new approach demonstrates the capability of an adaptive NoC to handle more complex and dynamic applications.
Bibliography:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
ISSN:1539-9087
1558-3465
DOI:10.1145/2544375.2544393