8-Bit NCL Asynchronous Multiplier based on Radix-4 Booth Algorithm

Multiplier is one of the key modules in signal processing circuit and processor, and its robustness is especially important in the complex environment. Due to the lack of robustness of single-rail logic, a Null Convention Logic (NCL) Multiplier based on the Radix-4 Booth 8-bit fast parallel structur...

Full description

Saved in:
Bibliographic Details
Published inIOP conference series. Materials Science and Engineering Vol. 914; no. 1; pp. 12024 - 12031
Main Authors Deng, Weixiang, Cheng, Wenxiang, Cheng, Jie, Ni, Leibin, He, Anping
Format Journal Article
LanguageEnglish
Published Bristol IOP Publishing 01.09.2020
Subjects
Algorithms
Circuits
Computing time
Microprocessors
Null convention logic
Robustness
Signal processing
Online AccessGet full text
ISSN1757-8981
1757-899X
1757-899X
DOI10.1088/1757-899X/914/1/012024

Cover

More Information
Summary:Multiplier is one of the key modules in signal processing circuit and processor, and its robustness is especially important in the complex environment. Due to the lack of robustness of single-rail logic, a Null Convention Logic (NCL) Multiplier based on the Radix-4 Booth 8-bit fast parallel structure is proposed in this paper. The Radix-4 Booth algorithm reduces the number of partial products to lower the computing time, and the "sign generate" algorithm simplifies sign extension bitcomputation. In order to demonstrate the effectiveness of the proposed hardware implementation scheme, we implement an improved 8-bit NCL multiplier on vivado platform, the speed of which is 14% higher than that of the traditional Wallace NCL 8bit multiplier.
Bibliography:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:1757-8981
1757-899X
1757-899X
DOI:10.1088/1757-899X/914/1/012024