CMOS implementation of a low-power BPSK demodulator for wireless implantable neural command transmission

A new BPSK demodulator was presented.By using a clock multiplier with very simple circuit structure to replace the analog multiplier in the traditional BPSK demodulator,the circuit structure of the demodulator became simpler and hence its power consumption became lower.Simpler structure and lower po...

Full description

Saved in:
Bibliographic Details
Published inJournal of semiconductors Vol. 33; no. 5; pp. 113 - 119
Main Author 吴朝晖 张旭 梁志明 李斌
Format Journal Article
LanguageEnglish
Published 01.05.2012
Subjects
Online AccessGet full text
ISSN1674-4926
DOI10.1088/1674-4926/33/5/055005

Cover

More Information
Summary:A new BPSK demodulator was presented.By using a clock multiplier with very simple circuit structure to replace the analog multiplier in the traditional BPSK demodulator,the circuit structure of the demodulator became simpler and hence its power consumption became lower.Simpler structure and lower power will make the designed demodulator more suitable for use in an internal single chip design for a wireless implantable neural recording system.The proposed BPSK demodulator was implemented by Global Foundries 0.35μm CMOS technology with a 3.3 V power supply.The designed chip area is only 0.07 mm~2 and the power consumption is 0.5 mW.The test results show that it can work correctly.
Bibliography:Wu Zhaohui, Zhang Xu, Liang Zhiming, and Li Bin(1 Institute of Microelectronics, School of Electronic and Information Engineering, South China University of Technology, Guangzhou 510640, China 2State Key Laboratory on Integrated Optoelectronics, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China)
A new BPSK demodulator was presented.By using a clock multiplier with very simple circuit structure to replace the analog multiplier in the traditional BPSK demodulator,the circuit structure of the demodulator became simpler and hence its power consumption became lower.Simpler structure and lower power will make the designed demodulator more suitable for use in an internal single chip design for a wireless implantable neural recording system.The proposed BPSK demodulator was implemented by Global Foundries 0.35μm CMOS technology with a 3.3 V power supply.The designed chip area is only 0.07 mm~2 and the power consumption is 0.5 mW.The test results show that it can work correctly.
CMOS integrated circuits low-power BPSK demodulator implantable biomedical devices wireless command transmission
11-5781/TN
ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 23
ISSN:1674-4926
DOI:10.1088/1674-4926/33/5/055005