Stable and efficient reduction of substrate model networks using congruence transforms

Parasitic analog-digital noise coupling has been identified as a key issue facing designers of mixed-signal integrated circuits. In particular, signal cross talk through the common chip substrate has become increasingly problematic. This paper demonstrates a new methodology for developing simulation...

Full description

Saved in:
Bibliographic Details
Published inProceedings of the 1995 IEEE/ACM international conference on Computer-aided design pp. 207 - 214
Main Authors Kerns, Kevin J., Wemple, Ivan L., Yang, Andrew T.
Format Conference Proceeding
LanguageEnglish
Published Washington, DC, USA IEEE Computer Society 01.12.1995
SeriesACM Conferences
Subjects
Online AccessGet full text
ISBN9780818672132
0818672137
DOI10.5555/224841.224882

Cover

More Information
Summary:Parasitic analog-digital noise coupling has been identified as a key issue facing designers of mixed-signal integrated circuits. In particular, signal cross talk through the common chip substrate has become increasingly problematic. This paper demonstrates a new methodology for developing simulation, synthesis, and verification models to analyze the global electrical behavior of the non-ideal semiconductor substrate. RC substrate network models, which are generated via a triangular discretization method, are accurately approximated for subsequent analysis by an efficient reduction algorithm. This algorithm utilizes the well-conditioned Lanczos process to formulate Pade approximations of the network port admittance. Congruence transformations are employed to ensure stability, and to create reduced networks which are easily realizable with SPICE-compatible RC elements. For validation, the strategy has been successfully applied to several mixed-signal circuit examples.
ISBN:9780818672132
0818672137
DOI:10.5555/224841.224882