A pattern matching algorithm for verification and analysis of very large IC layouts

Saved in:
Bibliographic Details
Published inProceedings of the 1998 international symposium on Physical design
Format Conference Proceeding
LanguageEnglish
Online AccessGet full text
DOI10.1145/274535.274554

Cover

More Information
DOI:10.1145/274535.274554