Testing of interposer-based 2.5D integrated circuits
This book provides readers with an insightful guide to the design, testing and optimization of 2.5D integrated circuits. The authors describe a set of design-for-test methods to address various challenges posed by the new generation of 2.5D ICs, including pre-bond testing of the silicon interposer,...
Saved in:
| Main Authors | , |
|---|---|
| Format | Electronic eBook |
| Language | English |
| Published |
Cham, Switzerland :
Springer,
2017.
|
| Subjects | |
| Online Access | Full text |
| ISBN | 9783319547145 9783319547138 |
| Physical Description | 1 online resource (xiv, 182 pages) : illustrations (some color) |
Cover
| LEADER | 00000cam a2200000Ii 4500 | ||
|---|---|---|---|
| 001 | 99920 | ||
| 003 | CZ-ZlUTB | ||
| 005 | 20251008112003.0 | ||
| 006 | m o d | ||
| 007 | cr cnu|||unuuu | ||
| 008 | 170322s2017 sz a ob 000 0 eng d | ||
| 040 | |a N$T |b eng |e rda |e pn |c N$T |d GW5XE |d N$T |d YDX |d EBLCP |d OCLCQ |d NJR |d UAB |d OCLCF |d IOG |d COO |d AZU |d UPM |d ESU |d VT2 |d JBG |d IAD |d ICW |d ICN |d OTZ |d OCLCQ |d IDB |d U3W |d MERUC |d CAUOI |d KSU |d EZ9 |d WYU |d OCLCQ |d UKAHL |d OCLCQ |d UKMGB |d OCL |d ERF |d UKBTH |d LEATE |d OCLCQ |d LQU |d OCLCQ | ||
| 020 | |a 9783319547145 |q (electronic bk.) | ||
| 020 | |z 9783319547138 |q (print) | ||
| 024 | 7 | |a 10.1007/978-3-319-54714-5 |2 doi | |
| 024 | 8 | |a 10.1007/978-3-319-54 | |
| 035 | |a (OCoLC)978274405 |z (OCoLC)978652164 |z (OCoLC)978903210 |z (OCoLC)979064680 |z (OCoLC)979681110 |z (OCoLC)980103071 |z (OCoLC)980479070 |z (OCoLC)980759746 |z (OCoLC)981096742 |z (OCoLC)984860568 |z (OCoLC)999445819 |z (OCoLC)1005825106 |z (OCoLC)1011900766 |z (OCoLC)1048163917 |z (OCoLC)1066558937 |z (OCoLC)1083023359 |z (OCoLC)1086462896 |z (OCoLC)1112544090 |z (OCoLC)1112882130 |z (OCoLC)1113579244 |z (OCoLC)1116979614 |z (OCoLC)1122845005 |z (OCoLC)1127135486 |z (OCoLC)1136582776 |z (OCoLC)1155956888 | ||
| 100 | 1 | |a Wang, Ran, |e author. | |
| 245 | 1 | 0 | |a Testing of interposer-based 2.5D integrated circuits / |c Ran Wang, Krishnendu Chakrabarty. |
| 264 | 1 | |a Cham, Switzerland : |b Springer, |c 2017. | |
| 300 | |a 1 online resource (xiv, 182 pages) : |b illustrations (some color) | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a počítač |b c |2 rdamedia | ||
| 338 | |a online zdroj |b cr |2 rdacarrier | ||
| 504 | |a Includes bibliographical references. | ||
| 505 | 0 | |a Preface; Acknowledgements; Contents; 1 Introduction; 1.1 The Evolution of 2.5D ICs; 1.1.1 3D ICs: A Paradigm Shift from Traditional Integrated Circuits; 1.1.2 2.5D ICs: An Alternative to 3D ICs; 1.2 Research Challenges and Motivation; 1.2.1 Pre-bond Interposer Testing; 1.2.2 Lack of Test Access; 1.2.3 Limited Ability for At-Speed Testing; 1.2.4 High-Density I/O Ports and Interconnects; 1.2.5 Reduced Number of Test Pins; 1.2.6 High Power Consumption; 1.3 Emerging Solutions for the Testing of 2.5D ICs; 1.4 Outline of the Book; References; 2 Pre-bond Testing of the Silicon Interposer. | |
| 505 | 8 | |a 2.1 Background2.2 Proposed Test Architecture and Procedures; 2.2.1 Definition of Die Footprint; 2.2.2 Test Architecture; 2.2.3 Assembly and Test Flow; 2.2.4 Test Procedures; 2.2.5 Weighted Critical Area; 2.3 Test-Path Design; 2.3.1 Optimization Problem; 2.3.2 Proposed Algorithm; 2.4 Experimental Results; 2.4.1 Testing the Horizontal Interconnects; 2.4.2 Testing for Vertical Interconnects; 2.4.3 Evaluation of the Test-Path Design Method; 2.5 Conclusion; References; 3 Post-bond Scan-Based Testing of Interposer Interconnects; 3.1 Problem Statement; 3.2 Proposed Test Architecture. | |
| 505 | 8 | |a 3.3 Test Application3.3.1 Open/Short-Defect Testing; 3.3.2 Delay-Defect Testing; 3.3.3 Test Structures for Bi-directional I/Os; 3.4 Integration with IEEE 1149.1; 3.5 Simulation Results; 3.5.1 Detection Capability for Open Defects; 3.5.2 Detection Capability for Short Defects; 3.5.3 Detection Capability for Delay Defects; 3.5.4 Architecture Simulation; 3.5.5 Area Overhead; 3.6 Conclusion; References; 4 Test Architecture and Test-Path Scheduling; 4.1 Proposed Test Architecture; 4.1.1 Boundary-Scan Structure; 4.1.2 Modified TAP Controller; 4.1.3 Boundary-Scan Cells and Circuit Block. | |
| 505 | 8 | |a 4.1.4 Test Procedures4.2 Test-Path Design and Scheduling; 4.2.1 Structure of Additional Test Paths; 4.2.2 Minimization of Total Interconnect Test Cost; 4.2.3 Optimization in Alternative Scenarios; 4.2.4 Placement of Dies on the Test Path; 4.3 Simulation Results; 4.3.1 Test Architecture Simulation Results; 4.3.2 Case Study; 4.3.3 Area Overhead; 4.3.4 Test-Path Design and Scheduling Results; 4.4 Conclusion; References; 5 Built-In Self-Test; 5.1 Related Prior Work; 5.2 Proposed BIST Architecture; 5.3 BIST Components; 5.3.1 Self-configuration of the In-BSC; 5.3.2 Pattern Generator. | |
| 505 | 8 | |a 5.3.3 Response Compactor5.3.4 BIST Controller; 5.4 Test Scheduling and Optimization; 5.5 Simulation Results; 5.5.1 BIST Architecture Simulation; 5.5.2 Case Study; 5.5.3 Overhead Analysis; 5.5.4 Test Scheduling Results; 5.6 Conclusion; References; 6 ExTest Scheduling and Optimization; 6.1 Problem Statement; 6.2 Test Architecture and Current Solution; 6.3 Proposed Scheduling Strategies; 6.3.1 Scheduling Strategy for SoC Dies with Dedicated Wrappers; 6.3.2 Scheduling Strategy for Extremely Large SoC Dies; 6.4 Schedule Optimization; 6.4.1 Sharing of Inputs; 6.4.2 Output Removal. | |
| 506 | |a Plný text je dostupný pouze z IP adres počítačů Univerzity Tomáše Bati ve Zlíně nebo vzdáleným přístupem pro zaměstnance a studenty | ||
| 520 | |a This book provides readers with an insightful guide to the design, testing and optimization of 2.5D integrated circuits. The authors describe a set of design-for-test methods to address various challenges posed by the new generation of 2.5D ICs, including pre-bond testing of the silicon interposer, at-speed interconnect testing, built-in self-test architecture, extest scheduling, and a programmable method for low-power scan shift in SoC dies. This book covers many testing techniques that have already been used in mainstream semiconductor companies. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 2.5D ICs a reality and commercially viable. Provides a single-source guide to the practical challenges in testing of 2.5D ICs; Presents an efficient method to locate defects in a passive interposer before stacking; Describes an efficient interconnect-test solution to target through-silicon vias (TSVs), the redistribution layer, and micro-bumps for shorts, opens, and delay faults; Provides a built-in self-test (BIST) architecture that can be enabled by the standard TAP controller in the IEEE 1149.1 standard; Discusses two ExTest scheduling strategies to implement interconnect testing between tiles inside an SoC die; Includes a programmable method for shift-clock stagger assignment to reduce power supply noise during SoC die testing in 2.5D ICs. | ||
| 590 | |a SpringerLink |b Springer Complete eBooks | ||
| 650 | 0 | |a Integrated circuits. | |
| 655 | 7 | |a elektronické knihy |7 fd186907 |2 czenas | |
| 655 | 9 | |a electronic books |2 eczenas | |
| 700 | 1 | |a Chakrabarty, Krishnendu, |e author. | |
| 776 | 0 | 8 | |i Print version: |a Wang, Ran. |t Testing of interposer-based 2.5D integrated circuits. |d Cham, Switzerland : Springer, 2017 |z 3319547135 |z 9783319547138 |w (OCoLC)971348559 |
| 856 | 4 | 0 | |u https://proxy.k.utb.cz/login?url=https://link.springer.com/10.1007/978-3-319-54714-5 |
| 992 | |c NTK-SpringerENG | ||
| 999 | |c 99920 |d 99920 | ||
| 993 | |x NEPOSILAT |y EIZ | ||