Retiming algorithms with application to VLSI testability - Kagaris, D.; Tragoudas, S. (Great Lakes 4th Symposium on VLSI: Design Automation of High Performance VLSI Systems, 1994)
Keywords: Circuit synthesis; Circuit testing; Combinational circuits; Flip-flops; Logic testing; Minimization methods; Registers; Sequential analysis; Sequential circuits; Very large scale integration