用于产生模拟信号的装置
一种用于产生模拟信号的装置，包括：数模转换器，其包括至少一个数字输入和一个模拟输出；用于产生频率为fs的第一时钟信号的电路；以及数字寄存器，其被配置为使得在输入处接收并存储代表来自所述数模转换器的模拟输出信号的N个位，N是大于或等于1的整数，以及接收所述第一时钟信号，所述寄存器针对每个位包括两个互补的数字输出；所述装置的特征在于它还包括：用于产生频率为m×fs的第二时钟信号的电路，其中m是大于1的整数；以及N个多路复用器电路，所述N个多路复用器电路放置在所述数字寄存器的所述输出和所述数模转换器的所述输入之间，并且被配置为使得它们分别在控制输入处接收所述第二时钟信号，并且使得它们分别在数据输入处...
Saved in:
| Format | Patent |
|---|---|
| Language | Chinese |
| Published |
11.03.2025
|
| Subjects | |
| Online Access | Get full text |
Cover
| Abstract | 一种用于产生模拟信号的装置，包括：数模转换器，其包括至少一个数字输入和一个模拟输出；用于产生频率为fs的第一时钟信号的电路；以及数字寄存器，其被配置为使得在输入处接收并存储代表来自所述数模转换器的模拟输出信号的N个位，N是大于或等于1的整数，以及接收所述第一时钟信号，所述寄存器针对每个位包括两个互补的数字输出；所述装置的特征在于它还包括：用于产生频率为m×fs的第二时钟信号的电路，其中m是大于1的整数；以及N个多路复用器电路，所述N个多路复用器电路放置在所述数字寄存器的所述输出和所述数模转换器的所述输入之间，并且被配置为使得它们分别在控制输入处接收所述第二时钟信号，并且使得它们分别在数据输入处接收来自与所述寄存器的同一输入位对应的所述寄存器的两个数字输出的信号，这样使得离开所述多路复用器电路的信号的频率为2×m×fs。
Device for generating analogue signals comprises a digital-to-analogue converter comprising at least one digital input and one analogue output, a circuit for generating a first clock signal of frequency fs, and a digital register configured so as to receive at the input and to store N bits representative of an analogue output signal of the converter, N being an integer greater than or equal to 1, and for receiving the first clock signal, the register comprising, for each bit, two complementary digital outputs. |
|---|---|
| AbstractList | 一种用于产生模拟信号的装置，包括：数模转换器，其包括至少一个数字输入和一个模拟输出；用于产生频率为fs的第一时钟信号的电路；以及数字寄存器，其被配置为使得在输入处接收并存储代表来自所述数模转换器的模拟输出信号的N个位，N是大于或等于1的整数，以及接收所述第一时钟信号，所述寄存器针对每个位包括两个互补的数字输出；所述装置的特征在于它还包括：用于产生频率为m×fs的第二时钟信号的电路，其中m是大于1的整数；以及N个多路复用器电路，所述N个多路复用器电路放置在所述数字寄存器的所述输出和所述数模转换器的所述输入之间，并且被配置为使得它们分别在控制输入处接收所述第二时钟信号，并且使得它们分别在数据输入处接收来自与所述寄存器的同一输入位对应的所述寄存器的两个数字输出的信号，这样使得离开所述多路复用器电路的信号的频率为2×m×fs。
Device for generating analogue signals comprises a digital-to-analogue converter comprising at least one digital input and one analogue output, a circuit for generating a first clock signal of frequency fs, and a digital register configured so as to receive at the input and to store N bits representative of an analogue output signal of the converter, N being an integer greater than or equal to 1, and for receiving the first clock signal, the register comprising, for each bit, two complementary digital outputs. |
| BookMark | eNrjYmDJy89L5WRQfD5lxZNdfU92LX8-Zf6zFQufdc9_sn_h0_7tz2e1vFjc-nzvOh4G1rTEnOJUXijNzaDk5hri7KGbWpAfn1pckJicmpdaEu_sZ2hobGhmaW5i7ORkTJQiAF0yMxc |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences |
| ExternalDocumentID | CN113169743BB |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_CN113169743BB3 |
| IEDL.DBID | EVB |
| IngestDate | Fri May 16 05:17:09 EDT 2025 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | Chinese |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_CN113169743BB3 |
| Notes | Application Number: CN20198078697 |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20250311&DB=EPODOC&CC=CN&NR=113169743B |
| ParticipantIDs | epo_espacenet_CN113169743BB |
| PublicationCentury | 2000 |
| PublicationDate | 20250311 |
| PublicationDateYYYYMMDD | 2025-03-11 |
| PublicationDate_xml | – month: 03 year: 2025 text: 20250311 day: 11 |
| PublicationDecade | 2020 |
| PublicationYear | 2025 |
| Score | 3.5557284 |
| Snippet | 一种用于产生模拟信号的装置，包括：数模转换器，其包括至少一个数字输入和一个模拟输出；用于产生频率为fs的第一时钟信号的电路；以及数字寄存器，其被配置为使得在输入... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | BASIC ELECTRONIC CIRCUITRY CODE CONVERSION IN GENERAL CODING DECODING ELECTRICITY |
| Title | 用于产生模拟信号的装置 |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20250311&DB=EPODOC&locale=&CC=CN&NR=113169743B |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQSba0SE4xBbbcEi1MU3WB9bG5LrDVaqSbapKcYmGZCuw4p4I6ir5-Zh6hJl4RphFMDFmwvTDgc0LLwYcjAnNUMjC_l4DL6wLEIJYLeG1lsX5SJlAo394txNZFDdo7BtbnxsC86-Jk6xrg7-LvrObsbOvsp-YXZGtoaGxoBnSFsRMzA6uRqZE5uNMW5gTalVKAXKW4CTKwBQBNyysRYmCqyhBm4HSG3bwmzMDhC53wBjKhea9YhEHx-ZQVT3b1Pdm1_PmU-c9WLHzWPf_J_oVP-7c_n9XyYnHr873rRBmU3FxDnD10gXbFwz0W7-yHcJaTsRgDC7DHnyrBoJCWmmJgkZZknGZplmiSlmyYCMwpqSnGlklmqUmgFoUkgzQeg6TwykozcIHCCbSMytBQhoGlpKg0VRZYr5YkyYEDBACVg4bB |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQSba0SE4xBbbcEi1MU3WB9bG5LrDVaqSbapKcYmGZCuw4p4I6ir5-Zh6hJl4RphFMDFmwvTDgc0LLwYcjAnNUMjC_l4DL6wLEIJYLeG1lsX5SJlAo394txNZFDdo7BtbnxsC86-Jk6xrg7-LvrObsbOvsp-YXZGtoaGxoBnSFsRMzAyvQBWag5V-uYU6gXSkFyFWKmyADWwDQtLwSIQamqgxhBk5n2M1rwgwcvtAJbyATmveKRRgUn09Z8WRX35Ndy59Pmf9sxcJn3fOf7F_4tH_781ktLxa3Pt-7TpRByc01xNlDF2hXPNxj8c5-CGc5GYsxsAB7_KkSDAppqSkGFmlJxmmWZokmacmGicCckppibJlklpoEalFIMkjjMUgKr6w8A6dHiK9PvI-nn7c0AxcozEBLqgwNZRhYSopKU2WBdWxJkhw4cAANnomw |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=%E7%94%A8%E4%BA%8E%E4%BA%A7%E7%94%9F%E6%A8%A1%E6%8B%9F%E4%BF%A1%E5%8F%B7%E7%9A%84%E8%A3%85%E7%BD%AE&rft.date=2025-03-11&rft.externalDBID=B&rft.externalDocID=CN113169743BB |