A 75-Gb/s/mm 2 and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm

Saved in:
Bibliographic Details
Published inIEEE transactions on very large scale integration (VLSI) systems Vol. 28; no. 4; pp. 926 - 939
Main Authors Lopez, Henry, Chan, Hsun-Wei, Chiu, Kang-Lun, Tsai, Pei-Yun, Jou, Shyh-Jye Jerry
Format Journal Article
LanguageEnglish
Published 01.04.2020
Online AccessGet full text
ISSN1063-8210
1557-9999
DOI10.1109/TVLSI.2019.2955925

Cover

Author Jou, Shyh-Jye Jerry
Lopez, Henry
Tsai, Pei-Yun
Chan, Hsun-Wei
Chiu, Kang-Lun
Author_xml – sequence: 1
  givenname: Henry
  orcidid: 0000-0002-0534-0085
  surname: Lopez
  fullname: Lopez, Henry
– sequence: 2
  givenname: Hsun-Wei
  surname: Chan
  fullname: Chan, Hsun-Wei
– sequence: 3
  givenname: Kang-Lun
  surname: Chiu
  fullname: Chiu, Kang-Lun
– sequence: 4
  givenname: Pei-Yun
  orcidid: 0000-0002-6088-3875
  surname: Tsai
  fullname: Tsai, Pei-Yun
– sequence: 5
  givenname: Shyh-Jye Jerry
  orcidid: 0000-0002-8821-3486
  surname: Jou
  fullname: Jou, Shyh-Jye Jerry
BookMark eNqdj01OwzAQhS1UJNrCBVj5Am5st6b1sqThRyoSIhVbyyROMYrtyHalZsHdcaquWLBgNjPzNN88vQkYWWcVALcEzwjBPNu9b8vnGcWEzyhnjFN2AcaEsSXiqUZpxndztKIEX4FJCF8Yk8WC4zH4XsMlQ48fWciMgRRKW8PCKr_vUdE0utLKRrjdvOZwoypXKw_vZVA1dBZK-KbqQ5WW3JmuVUcde1imq_TiRVttDgauu867ozYy6kQkFZWD2u6d1_HTXIPLRrZB3Zz7FNCHYpc_ocq7ELxqROcT7HtBsBiCilNQMQQV56DzKVj9giodT4bRS93-jf7D7wejzW-y
CitedBy_id crossref_primary_10_1002_dac_4765
crossref_primary_10_1109_TCSII_2024_3360033
crossref_primary_10_1109_TVLSI_2021_3062050
crossref_primary_10_1109_TCSII_2021_3110953
crossref_primary_10_1007_s11831_020_09466_6
crossref_primary_10_1109_ACCESS_2021_3065776
crossref_primary_10_1109_TCSII_2021_3134824
crossref_primary_10_1109_TVLSI_2022_3224084
crossref_primary_10_1109_TCSII_2025_3532665
crossref_primary_10_1109_TCSI_2023_3322325
crossref_primary_10_1109_TVT_2022_3203802
crossref_primary_10_1016_j_comnet_2023_109872
crossref_primary_10_1109_JETCAS_2022_3220405
Cites_doi 10.1109/TCSII.2015.2433451
10.1109/IEDM.2016.7838381
10.1109/TVLSI.2017.2752086
10.1109/TCSI.2014.2360331
10.1109/18.748992
10.1109/4.987093
10.1109/JSSC.2012.2194176
10.1049/el.2013.1673
10.1109/LCOMM.2016.2517142
10.1109/TIT.2007.907507
10.1109/ITW2.2006.323788
10.1109/26.768759
10.1109/ICIS.2013.6607890
10.1109/TCSI.2014.2304660
10.1109/TVLSI.2017.2766925
10.1109/TVLSI.2018.2838591
10.1109/4234.1001666
10.1109/ISOCC.2015.7401700
10.1109/TIT.1962.1057683
10.1109/ISTC.2018.8625286
10.1109/26.990903
10.1109/TCSI.2016.2615084
10.1109/APCCAS.2014.7032742
ContentType Journal Article
DBID AAYXX
CITATION
DOI 10.1109/TVLSI.2019.2955925
DatabaseName CrossRef
DatabaseTitle CrossRef
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1557-9999
EndPage 939
ExternalDocumentID 10_1109_TVLSI_2019_2955925
GroupedDBID -~X
.DC
0R~
29I
3EH
4.4
5GY
5VS
6IK
97E
AAJGR
AASAJ
AAWTH
AAYXX
ABAZT
ABFSI
ABQJQ
ABVLG
ACGFS
ACIWK
AENEX
AETIX
AGQYO
AGSQL
AHBIQ
AI.
AIBXA
AKJIK
AKQYR
ALLEH
ALMA_UNASSIGNED_HOLDINGS
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CITATION
CS3
DU5
E.L
EBS
EJD
HZ~
H~9
ICLAB
IEDLZ
IFIPE
IFJZH
IPLJI
JAVBF
LAI
M43
O9-
OCL
P2P
RIA
RIE
RNS
TN5
VH1
ID FETCH-crossref_primary_10_1109_TVLSI_2019_29559253
ISSN 1063-8210
IngestDate Thu Apr 24 23:06:30 EDT 2025
Wed Oct 01 02:59:25 EDT 2025
IsPeerReviewed true
IsScholarly true
Issue 4
Language English
License https://doi.org/10.15223/policy-029
https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
https://doi.org/10.15223/policy-037
LinkModel OpenURL
MergedId FETCHMERGED-crossref_primary_10_1109_TVLSI_2019_29559253
ORCID 0000-0002-0534-0085
0000-0002-8821-3486
0000-0002-6088-3875
ParticipantIDs crossref_citationtrail_10_1109_TVLSI_2019_2955925
crossref_primary_10_1109_TVLSI_2019_2955925
ProviderPackageCode CITATION
AAYXX
PublicationCentury 2000
PublicationDate 2020-4-00
PublicationDateYYYYMMDD 2020-04-01
PublicationDate_xml – month: 04
  year: 2020
  text: 2020-4-00
PublicationDecade 2020
PublicationTitle IEEE transactions on very large scale integration (VLSI) systems
PublicationYear 2020
References ref12
ref14
ref31
ref33
ref11
ref32
ref10
ref2
ref1
ref17
ref16
ref19
ref18
motozuka (ref15) 2015
hu (ref26) 2001; 2
(ref3) 0
li (ref30) 2015
weiner (ref29) 2014
ref24
(ref6) 2019
ref23
ref25
ref20
ref22
ref21
ref28
ref27
pearl (ref9) 1988
ref8
ref7
onizawa (ref13) 2007
(ref4) 2009
(ref5) 2010
References_xml – year: 2010
  ident: ref5
– ident: ref21
  doi: 10.1109/TCSII.2015.2433451
– start-page: 1
  year: 2015
  ident: ref30
  article-title: An energy efficient 18 Gbps LDPC decoding processor for 802.11ad in 28 nm CMOS
  publication-title: Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)
– start-page: 217
  year: 2007
  ident: ref13
  article-title: 3.2-Gb/s 1024-b rate-1/2 LDPC decoder chip using a flooding-type update-schedule algorithm
  publication-title: Proc 50th Midwest Symp Circuits Syst
– ident: ref8
  doi: 10.1109/IEDM.2016.7838381
– ident: ref22
  doi: 10.1109/TVLSI.2017.2752086
– ident: ref31
  doi: 10.1109/TCSI.2014.2360331
– ident: ref2
  doi: 10.1109/18.748992
– ident: ref7
  doi: 10.1109/4.987093
– year: 1988
  ident: ref9
  publication-title: Probabilistic Reasoning in Intelligent Systems Networks of Plausible Inference
– year: 2019
  ident: ref6
  publication-title: Draft Standard for Information Technology-Telecommunications and Information Exchange Between Systems-Local and Metropolitan Area Networks-Specific Requirements-Part 11 Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications-Amendment 2 Enhanced Throughput for Operation in License-Exempt Bands Above 45 GHz
– volume: 2
  start-page: 1036
  year: 2001
  ident: ref26
  article-title: Efficient implementations of the sum-product algorithm for decoding LDPC codes
  publication-title: Proc IEEE Global Telecommun Conf (GLOBECOM)
– ident: ref14
  doi: 10.1109/JSSC.2012.2194176
– ident: ref16
  doi: 10.1049/el.2013.1673
– ident: ref24
  doi: 10.1109/LCOMM.2016.2517142
– ident: ref19
  doi: 10.1109/TIT.2007.907507
– year: 0
  ident: ref3
– ident: ref28
  doi: 10.1109/ITW2.2006.323788
– ident: ref10
  doi: 10.1109/26.768759
– ident: ref20
  doi: 10.1109/ICIS.2013.6607890
– ident: ref23
  doi: 10.1109/TCSI.2014.2304660
– start-page: 1289
  year: 2015
  ident: ref15
  article-title: A 6.16 Gb/s 4.7 pJ/bit/iteration LDPC decoder for IEEE 802.11ad standard in 40 nm LP-CMOS
  publication-title: Proc IEEE Global Conf Signal Inf Process (GlobalSIP)
– ident: ref25
  doi: 10.1109/TVLSI.2017.2766925
– ident: ref33
  doi: 10.1109/TVLSI.2018.2838591
– ident: ref12
  doi: 10.1109/4234.1001666
– ident: ref27
  doi: 10.1109/ISOCC.2015.7401700
– ident: ref1
  doi: 10.1109/TIT.1962.1057683
– ident: ref32
  doi: 10.1109/ISTC.2018.8625286
– ident: ref11
  doi: 10.1109/26.990903
– ident: ref18
  doi: 10.1109/TCSI.2016.2615084
– year: 2009
  ident: ref4
– ident: ref17
  doi: 10.1109/APCCAS.2014.7032742
– start-page: 464
  year: 2014
  ident: ref29
  article-title: A scalable 1.5-to-6Gb/s 6.2-to-38.1 mW LDPC decoder for 60 GHz wireless networks in 28 nm UTBB FDSOI
  publication-title: IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers
SSID ssj0014490
Score 4.53619
SourceID crossref
SourceType Index Database
Enrichment Source
StartPage 926
Title A 75-Gb/s/mm 2 and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm
Volume 28
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE Electronic Library (IEL)
  customDbUrl:
  eissn: 1557-9999
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0014490
  issn: 1063-8210
  databaseCode: RIE
  dateStart: 19930101
  isFulltext: true
  titleUrlDefault: https://ieeexplore.ieee.org/
  providerName: IEEE
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwnV1Lj9MwELbKcoED4imWl-bALfI2ddMmORYoFNRFK7XAcoqcxF0iNemqaSRA4rfyV5ix3dS7C4hyaFSNqmlsfxrPeGY-M_bcl0OpZBpwlccZD6I85ZIIAULp9xY9tej1Q2pOPn4_nHwI3p0OTjudn07VUrNJj7Lvv-0r-Z9VRRmuK3XJ7rGyrVIU4HdcX3ziCuPzn9Z45IUD_ialf8VPWXpC5wLGup-PjzU7BOX6p69OyLJQ-_rae4H7Vk45AolzmzeU_yejQMSY6JDPKEDOveOiKko6uyfK8a-F6W8kKZ-RdHm2WhebL6Xr2lLYSDdObK8f13kInNJv3pKqzb0a0aBaegqDuujjdPaWDiZqhzidyoNW5-ZkW_dQOCUI2kZO6qbin1SxkxeNqQypzvi02ZUW1-au7RNV8M9WbA84hO_UxRibjF4Uj4StflXWTg9Cjr5t7BpyETmADRyrHIuhs8HHhj3p6t6hqVfnNHAq-YuPBLHzmbbsi0TdlzbQtqxRB1R-nGgdCelIrI5r7LrAbcc3DYZtmisIYkOXYUe47ery4-7V93A8J8cFmt9mt2zsAiMDxDuso6q77KbDaHmP_RiBhmS37pYlCEA4wmU4AsERLBxBwxFWFUiwcIQdHMHAESwc4QIcwcIRWjjeZ-L1eP5ywrcjSM4NmUry5znrP2AH1apSDxnEGNaGMshSfyEpZI_CCAMTkQ2U6kspF4es1yrOLLc9XbGy_Iv6Q-bt8TKP9vr1Y3Zjh-Qn7GCzbtRTdF436TMNgF_LdZhd
linkProvider IEEE
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=A+75-Gb%2Fs%2Fmm+2+and+Energy-Efficient+LDPC+Decoder+Based+on+a+Reduced+Complexity+Second+Minimum+Approximation+Min-Sum+Algorithm&rft.jtitle=IEEE+transactions+on+very+large+scale+integration+%28VLSI%29+systems&rft.au=Lopez%2C+Henry&rft.au=Chan%2C+Hsun-Wei&rft.au=Chiu%2C+Kang-Lun&rft.au=Tsai%2C+Pei-Yun&rft.date=2020-04-01&rft.issn=1063-8210&rft.eissn=1557-9999&rft.volume=28&rft.issue=4&rft.spage=926&rft.epage=939&rft_id=info:doi/10.1109%2FTVLSI.2019.2955925&rft.externalDBID=n%2Fa&rft.externalDocID=10_1109_TVLSI_2019_2955925
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1063-8210&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1063-8210&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1063-8210&client=summon