Meta-Heuristic Optimization of Transistor Sizing in CMOS Digital Designs (Proceedings of the 15th International Joint Conference on Computational Intelligence)