Green Secure Processors: Towards Power- Efficient Secure Processor Design

• Published in: Transactions on Computational Science X Vol. 6340; pp. 329 - 351
• Main Authors: Chhabra, Siddhartha, Solihin, Yan
• Format: Book Chapter
• Language: English
• Published: Germany Springer Berlin / Heidelberg 01.01.2010; Springer Berlin Heidelberg
• Series: Lecture Notes in Computer Science
• Subjects: Embedded Systems Security; Memory Authentication; Memory Encryption; Power Analysis; Secure Processor Architectures
• ISBN: 9783642174988; 3642174981
• ISSN: 0302-9743; 1866-4741
• DOI: 10.1007/978-3-642-17499-5_13

With the increasing wealth of digital information stored on computer systems today, security issues have become increasingly important. In addition to attacks targeting the software stack of a system, hardware attacks have become equally likely. Researchers have proposed Secure Processor Architectures which utilize hardware mechanisms for memory encryption and integrity verification to protect the confidentiality and integrity of data and computation, even from sophisticated hardware attacks. While there have been many works addressing performance and other system level issues in secure processor design, power issues have largely been ignored. In this paper, we first analyze the sources of power (energy) increase in different secure processor architectures. We then present a power analysis of various secure processor architectures in terms of their increase in power consumption over a base system with no protection and then provide recommendations for designs that offer the best balance between performance and power without compromising security. We extend our study to the embedded domain as well. We also outline the design of a novel hybrid cryptographic engine that can be used to minimize the power consumption for a secure processor. We believe that if secure processors are to be adopted in future systems (general purpose or embedded), it is critically important that power issues are considered in addition to performance and other system level issues. To the best of our knowledge, this is the first work to examine the power implications of providing hardware mechanisms for security.