A parallel VLSI algorithm for a high throughput systolic array VLSI implementation of type IV DCT - Chiper, D.F. (2009 International Symposium on Signals, Circuits and Systems, 2009)
Keywords: Bandwidth; Computer architecture; Concurrent computing; Discrete cosine transforms; Hardware; Pipeline processing; Systolic arrays; Throughput; Topology; Very large scale integration