Pipeline circuit synthesis from Python code - Trost, Andrej; Zemva, Andrej (2017 6th Mediterranean Conference on Embedded Computing (MECO), 2017)
Keywords: Algorithm design and analysis; Field programmable gate arrays; Hardware; high level synthesis; pipeline circuit; Pipelines; Python; Signal processing; Signal processing algorithms; Verilog