Multi-port CAM based VLSI architecture for Huffman coding with real-time optimized code word table
This paper presents a multi-port CAM based VLSI architecture for Huffman coding with real-time optimized code word table as a novel architecture for high-speed parallel Huffman coding. The multi-port CAM technology exploited is the FMCAM (flexible multi-port content addressable memory) architecture...
Saved in:
| Published in | 48th Midwest Symposium on Circuits and Systems, 2005 pp. 55 - 58 Vol. 1 |
|---|---|
| Main Authors | , , , , , , , |
| Format | Conference Proceeding |
| Language | English |
| Published |
IEEE
2005
|
| Subjects | |
| Online Access | Get full text |
| ISBN | 9780780391970 0780391977 |
| ISSN | 1548-3746 |
| DOI | 10.1109/MWSCAS.2005.1594038 |
Cover
| Abstract | This paper presents a multi-port CAM based VLSI architecture for Huffman coding with real-time optimized code word table as a novel architecture for high-speed parallel Huffman coding. The multi-port CAM technology exploited is the FMCAM (flexible multi-port content addressable memory) architecture (Kumaki et al., 2004), which enables fast parallel Huffman encoding. At the same time, the code word table is reconstructed according to the frequency of received input symbols and is up-dated in real-time. Since two the functions work in parallel, the proposed architecture realizes fast parallel encoding and keeps a constantly high compression ratio. The simulation results for the JPEG application show that the proposed architecture can achieve up to 20% smaller encoded picture sizes, and four times reduced clock cycle numbers for the encoding hardware (8 port case) in comparison to conventional fast Huffman coding architectures. |
|---|---|
| AbstractList | This paper presents a multi-port CAM based VLSI architecture for Huffman coding with real-time optimized code word table as a novel architecture for high-speed parallel Huffman coding. The multi-port CAM technology exploited is the FMCAM (flexible multi-port content addressable memory) architecture (Kumaki et al., 2004), which enables fast parallel Huffman encoding. At the same time, the code word table is reconstructed according to the frequency of received input symbols and is up-dated in real-time. Since two the functions work in parallel, the proposed architecture realizes fast parallel encoding and keeps a constantly high compression ratio. The simulation results for the JPEG application show that the proposed architecture can achieve up to 20% smaller encoded picture sizes, and four times reduced clock cycle numbers for the encoding hardware (8 port case) in comparison to conventional fast Huffman coding architectures. |
| Author | Kumaki, T. Koide, T. Arimoto, K. Dosaka, K. Jurgen Mattausch, H. Noda, H. Kuroda, Y. Saito, K. |
| Author_xml | – sequence: 1 givenname: T. surname: Kumaki fullname: Kumaki, T. organization: Res. Center for Nanodevices & Syst., Hiroshima Univ., Japan – sequence: 2 givenname: Y. surname: Kuroda fullname: Kuroda, Y. organization: Res. Center for Nanodevices & Syst., Hiroshima Univ., Japan – sequence: 3 givenname: T. surname: Koide fullname: Koide, T. organization: Res. Center for Nanodevices & Syst., Hiroshima Univ., Japan – sequence: 4 givenname: H. surname: Jurgen Mattausch fullname: Jurgen Mattausch, H. organization: Res. Center for Nanodevices & Syst., Hiroshima Univ., Japan – sequence: 5 givenname: H. surname: Noda fullname: Noda, H. – sequence: 6 givenname: K. surname: Dosaka fullname: Dosaka, K. – sequence: 7 givenname: K. surname: Arimoto fullname: Arimoto, K. – sequence: 8 givenname: K. surname: Saito fullname: Saito, K. |
| BookMark | eNotkM1qAjEUhQO1ULU-gZu8wNibScZJljK0VRjpQmmXkp-bmjLOSCYi7dN3QOGDb3E4Z3EmZNR2LRIyZ7BgDNTL9mtXrXaLHKBYsEIJ4PKBzFQpYYArpkoYkTErhMx4KZZPZNL3PwA5L5kaE7O9NClk5y4mWq221OgeHf2sdxuqoz2GhDZdIlLfRbq-eH_SLbWdC-03vYZ0pBF1k6VwQtqdB4W_oT3kSK9ddDRp0-AzefS66XF295Ts31731TqrP9431arOgoKUlUaCAJUbxqT3uvTgsWDWLb1knMtcAEivBkTul0Z4ME44LSQqK7yzlk_J_DYbEPFwjuGk4-_h_gj_ByMXV98 |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IH CBEJK RIE RIO |
| DOI | 10.1109/MWSCAS.2005.1594038 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan (POP) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP) 1998-present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EndPage | 58 Vol. 1 |
| ExternalDocumentID | 1594038 |
| Genre | orig-research |
| GroupedDBID | 29B 29F 6IE 6IF 6IH 6IK 6IL 6IM 6IN AAJGR AAWTH ABLEC ACGFS ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IEGSK IJVOP IPLJI M43 OCL RIE RIL RIO RNS |
| ID | FETCH-LOGICAL-i90t-7b804092b118ffa7f0fe51cd6f8133824008f98f942f6b4f0bd4da48e9c4fdcc3 |
| IEDL.DBID | RIE |
| ISBN | 9780780391970 0780391977 |
| ISSN | 1548-3746 |
| IngestDate | Wed Aug 27 01:58:50 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i90t-7b804092b118ffa7f0fe51cd6f8133824008f98f942f6b4f0bd4da48e9c4fdcc3 |
| ParticipantIDs | ieee_primary_1594038 |
| PublicationCentury | 2000 |
| PublicationDate | 20050000 |
| PublicationDateYYYYMMDD | 2005-01-01 |
| PublicationDate_xml | – year: 2005 text: 20050000 |
| PublicationDecade | 2000 |
| PublicationTitle | 48th Midwest Symposium on Circuits and Systems, 2005 |
| PublicationTitleAbbrev | MWSCAS |
| PublicationYear | 2005 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0023719 ssj0000453791 |
| Score | 1.5789595 |
| Snippet | This paper presents a multi-port CAM based VLSI architecture for Huffman coding with real-time optimized code word table as a novel architecture for high-speed... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 55 |
| SubjectTerms | Associative memory CADCAM Clocks Computer aided manufacturing Encoding Frequency Huffman coding Memory architecture Transform coding Very large scale integration |
| Title | Multi-port CAM based VLSI architecture for Huffman coding with real-time optimized code word table |
| URI | https://ieeexplore.ieee.org/document/1594038 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LS8NAEF7anvTioxXf7MGj26bdze7mWIqlihGhVXsr2RcUbSKSIPTXu7tJYxUPQg55kNeSyXwzO983AFzJAIc4VBQpHhpEjLAmpViEsKCUDTTmypPE4gc6eSJ383DeANc1F0Zr7YvPdNet-rl8lcnCpcp61vWSAPMmaDJOS65WnU-x0ASzqC7vGGDmm3o4RG6NiFAfsnOnh24RT6W8s9kOKjmifhD14pfpaDgtky3V_X40XvF-Z7wH4s0Tl-Umr90iF125_iXm-N9X2gedb4YffKx91wFo6PQQ7G6JE7aB8Nxc5PA5HA1j6Pydgs_301u4PfsALeqFk8KYVZJCmbnLQZfchRaNviHXuh5m9re0Wq7t2Y5ADz9tvAtzR9nqgNn4ZjaaoKojA1pGQY6Y4Nbmo4GwUYkxCTOB0WFfKmq4C3VdOSo3kV3IwFBBTCAUUQnhOpLEKCnxEWilWaqPASSUJERSFRhpj_FEMCqdNJjqS5ZQFp2AthusxXupubGoxun0791nYMdLqvrUyDlo5R-FvrBgIReX_iv5AvU6t48 |
| linkProvider | IEEE |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LT8JAEN4gHtSLDzC-3YNHC6Xd7m6PhEhAKTEBlRvpvhKitMa0MeHXu7stFY0Hkx76SF-bTueb2fm-AeCGu37gBwI7ggbKQYppkxIkdHyGMfGkT4UliUVjPHhC97NgVgO3FRdGSmmLz2TLrNq5fJHy3KTK2tr1ItenW2A7QAgFBVuryqhocOKTsCrw8Hxi23oYTK7NCGEbtFOjiK4xT6m9s952S0Gijhu2o5dJrzsp0i3lHX-0XrGep78PovUzFwUnr608Yy2--iXn-N-XOgDNb44ffKy81yGoyeQI7G3IEzYAs-xcxyB02OtG0Hg8AZ9HkyHcnH-AGvfCQa7UMk4gT83loEnvQo1H3xzTvB6m-se0XKz02YZCDz91xAszQ9pqgmn_btobOGVPBmcRuplDGNVWH3pMxyVKxUS5SgYdLrCiJtg1BalUhXpBnsIMKZcJJGJEZciREpz7x6CepIk8ARBhFCOOhau4PkZjRjA34mCiw0mMSXgKGmaw5u-F6sa8HKezv3dfg53BNBrNR8PxwznYtQKrNlFyAerZRy4vNXTI2JX9Yr4Axoe63A |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=48th+Midwest+Symposium+on+Circuits+and+Systems%2C+2005&rft.atitle=Multi-port+CAM+based+VLSI+architecture+for+Huffman+coding+with+real-time+optimized+code+word+table&rft.au=Kumaki%2C+T.&rft.au=Kuroda%2C+Y.&rft.au=Koide%2C+T.&rft.au=Jurgen+Mattausch%2C+H.&rft.date=2005-01-01&rft.pub=IEEE&rft.isbn=9780780391970&rft.issn=1548-3746&rft.spage=55&rft.epage=58+Vol.+1&rft_id=info:doi/10.1109%2FMWSCAS.2005.1594038&rft.externalDocID=1594038 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1548-3746&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1548-3746&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1548-3746&client=summon |