A novel processor architecture for Sugeno-type fuzzy inference systems
Conventional generic microcontrollers are programmed to implement fuzzy logic algorithms in a computationally intensive way that may include lengthy look-up table techniques. Although, the desired operations are achieved, the memory space occupied would be significantly large. The processing also co...
        Saved in:
      
    
          | Published in | 2013 International Conference on Advanced Electronic Systems (ICAES) pp. 117 - 121 | 
|---|---|
| Main Authors | , , | 
| Format | Conference Proceeding | 
| Language | English | 
| Published | 
            IEEE
    
        01.09.2013
     | 
| Subjects | |
| Online Access | Get full text | 
| ISBN | 9781479914395 1479914398  | 
| DOI | 10.1109/ICAES.2013.6659373 | 
Cover
| Abstract | Conventional generic microcontrollers are programmed to implement fuzzy logic algorithms in a computationally intensive way that may include lengthy look-up table techniques. Although, the desired operations are achieved, the memory space occupied would be significantly large. The processing also consumes much time in the relative time frame since all the look-up operations, mathematical operations and logic operations require discrete, finite but large number of steps to complete. Provision of certain additional hardware, which is the subject of the current research, would aid optimization in terms of memory and speed of operation. This would in turn lead to development of better firmware for embedded systems. Existing embedded fuzzy systems use generic architectures which may not necessarily be optimized with respect to ease of programming, memory and speed of operation. Hence, a new architecture has been formulated which aids fuzzy processing within the confines of embedded systems. The architecture is targeted towards dual-input fuzzy inference systems, specially, those found in automotive applications. The Verilog implementation of the proposed architecture has been performed using the Xilinx FPGA series. The results indicate that the architecture is hardware efficient and capable of providing up to 2.439 MFLIPS operation. | 
    
|---|---|
| AbstractList | Conventional generic microcontrollers are programmed to implement fuzzy logic algorithms in a computationally intensive way that may include lengthy look-up table techniques. Although, the desired operations are achieved, the memory space occupied would be significantly large. The processing also consumes much time in the relative time frame since all the look-up operations, mathematical operations and logic operations require discrete, finite but large number of steps to complete. Provision of certain additional hardware, which is the subject of the current research, would aid optimization in terms of memory and speed of operation. This would in turn lead to development of better firmware for embedded systems. Existing embedded fuzzy systems use generic architectures which may not necessarily be optimized with respect to ease of programming, memory and speed of operation. Hence, a new architecture has been formulated which aids fuzzy processing within the confines of embedded systems. The architecture is targeted towards dual-input fuzzy inference systems, specially, those found in automotive applications. The Verilog implementation of the proposed architecture has been performed using the Xilinx FPGA series. The results indicate that the architecture is hardware efficient and capable of providing up to 2.439 MFLIPS operation. | 
    
| Author | Shriram, H. S. Hati, Anirban Jyoti Singh, Rajiv Ranjan  | 
    
| Author_xml | – sequence: 1 givenname: H. S. surname: Shriram fullname: Shriram, H. S. email: h2012098@pilani.bits-pilani.ac.in organization: Dept. of Electr. & Electron. Eng., BITS Pilani, Pilani, India – sequence: 2 givenname: Anirban Jyoti surname: Hati fullname: Hati, Anirban Jyoti email: h2012100@pilani.bits-pilani.ac.in organization: Dept. of Electr. & Electron. Eng., BITS Pilani, Pilani, India – sequence: 3 givenname: Rajiv Ranjan surname: Singh fullname: Singh, Rajiv Ranjan email: rrsingh@pilani.bits-pilani.ac.in organization: Dept. of Electr. & Electron. Eng., BITS Pilani, Pilani, India  | 
    
| BookMark | eNpNj7FOwzAYhI2AAUpfABa_QMJvO4ntsapailSJod0r414gUutEdoKUPj2R6MB0-k66090juwttAGPPgnIhyL6-LxerXS5JqLyqSqu0umFzq40otLWiKIS5_c_Klg9sveCh_cGJd7H1SKmN3EX_3fTw_RDB68nYDV8IbdaP3cTD5TLyJtSICB48janHOT2x-9qdEuZXnbH9erVfbrLtx9s0a5s1lvpMfnoolLKsK2-M9BqAqgm20NJo8jBUHaUmp6X15EgehSGUZJyGBnk1Yy9_tc2UPHSxObs4Hq5n1S9o6EyB | 
    
| ContentType | Conference Proceeding | 
    
| DBID | 6IE 6IL CBEJK RIE RIL  | 
    
| DOI | 10.1109/ICAES.2013.6659373 | 
    
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Xplore POP ALL IEEE Xplore All Conference Proceedings IEEE/IET Electronic Library (IEL) - IEEE Xplore IEEE Proceedings Order Plans (POP All) 1998-Present  | 
    
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher  | 
    
| DeliveryMethod | fulltext_linktorsrc | 
    
| EISBN | 9781479914418 147991441X 1479914401 9781479914401  | 
    
| EndPage | 121 | 
    
| ExternalDocumentID | 6659373 | 
    
| Genre | orig-research | 
    
| GroupedDBID | 6IE 6IL CBEJK RIE RIL  | 
    
| ID | FETCH-LOGICAL-i90t-2bce3e525f6c882c7eee3f0e9472870ce806d270a729c0a02d180e508a7e7e0c3 | 
    
| IEDL.DBID | RIE | 
    
| ISBN | 9781479914395 1479914398  | 
    
| IngestDate | Wed Jun 26 19:25:16 EDT 2024 | 
    
| IsPeerReviewed | false | 
    
| IsScholarly | false | 
    
| Language | English | 
    
| LinkModel | DirectLink | 
    
| MergedId | FETCHMERGED-LOGICAL-i90t-2bce3e525f6c882c7eee3f0e9472870ce806d270a729c0a02d180e508a7e7e0c3 | 
    
| PageCount | 5 | 
    
| ParticipantIDs | ieee_primary_6659373 | 
    
| PublicationCentury | 2000 | 
    
| PublicationDate | 2013-Sept. | 
    
| PublicationDateYYYYMMDD | 2013-09-01 | 
    
| PublicationDate_xml | – month: 09 year: 2013 text: 2013-Sept.  | 
    
| PublicationDecade | 2010 | 
    
| PublicationTitle | 2013 International Conference on Advanced Electronic Systems (ICAES) | 
    
| PublicationTitleAbbrev | ICAES | 
    
| PublicationYear | 2013 | 
    
| Publisher | IEEE | 
    
| Publisher_xml | – name: IEEE | 
    
| Score | 1.5291549 | 
    
| Snippet | Conventional generic microcontrollers are programmed to implement fuzzy logic algorithms in a computationally intensive way that may include lengthy look-up... | 
    
| SourceID | ieee | 
    
| SourceType | Publisher | 
    
| StartPage | 117 | 
    
| SubjectTerms | Fuzzy Toolbox Generic Fuzzy Processor Pipelined Design Processor Architecture Real-time Fuzzy Processing Sugeno-type Fuzzy Systems  | 
    
| Title | A novel processor architecture for Sugeno-type fuzzy inference systems | 
    
| URI | https://ieeexplore.ieee.org/document/6659373 | 
    
| hasFullText | 1 | 
    
| inHoldings | 1 | 
    
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PS8MwFA7bTp5UNvE3OXg0XZo0SXscY2MKE2ETdhtp-gpDacdsBffXm7TdnOLBW9JDeGkL35e8930PoTv7j1SmLiTSSUSC0I40MEV0bE9uMQ_B1047PH2Sk5fgcSEWLXS_18IAQFV8Bp4bVrn8JDeluyrrSyksmvI2aqtQHmi1lCU5FljDnYVTMxc7kQyN-g_DwWjmKrm416zyo51KhSbjYzTdxVEXkbx6ZRF7ZvvLovG_gZ6g3rduDz_vEekUtSDrovEAZ_kHvOF1rQnIN_gwe4Ata8Wz0nm1Encfi9Nyu_3Eq_2Ctdfzew_Nx6P5cEKa7glkFdGCsNgAB8FEKo1l0UbZIHlKIQqUy20aCKlMmKLasmtDNWWJH1KwdE0rUEANP0OdLM_gHOEEhOBBImNhuYBWvoY0CtLAHn2MD1KwC9R1r2C5rv0xls3uL_9-fIWOWNVSwtVpXaNOsSnhxgJ7Ed9WX_QLUJKhfQ | 
    
| linkProvider | IEEE | 
    
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PT8IwFH5BPOhJDRh_24NHN8rWrtuREAgqEBMw4Ua67i0hmo3gZiJ_ve02EI0Hb-0Ozeu25Pva977vAdzpf6QwdbECGQUW8_VIoiMsGeqTW-j62JZGOzwae4MX9jjjsxrcb7UwiFgUn6FthkUuP0pVbq7KWp7HNZq6e7DPGWN8R60lNM3R0OpvTJyqOd_IZGjQeuh2ehNTy-Xa1To_GqoUeNI_gtEmkrKM5NXOs9BW618mjf8N9Ria38o98rzFpBOoYdKAfock6Qe-kWWpCkhXZDd_QDRvJZPcuLVa5kaWxPl6_UkW2wVLt-f3Jkz7vWl3YFX9E6xFQDPLCRW6yB0ee0rzaCV0kG5MMWDCZDcV-tSLHEGl5teKSupEbZ-iJmxSoECq3FOoJ2mCZ0Ai5NxlkRdyzQakaEuMAxYzffhRbfS4cw4N8wrmy9IhY17t_uLvx7dwMJiOhvPhw_jpEg6dosGEqdq6gnq2yvFaw3wW3hRf9wv4paTK | 
    
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2013+International+Conference+on+Advanced+Electronic+Systems+%28ICAES%29&rft.atitle=A+novel+processor+architecture+for+Sugeno-type+fuzzy+inference+systems&rft.au=Shriram%2C+H.+S.&rft.au=Hati%2C+Anirban+Jyoti&rft.au=Singh%2C+Rajiv+Ranjan&rft.date=2013-09-01&rft.pub=IEEE&rft.isbn=9781479914395&rft.spage=117&rft.epage=121&rft_id=info:doi/10.1109%2FICAES.2013.6659373&rft.externalDocID=6659373 | 
    
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781479914395/lc.gif&client=summon&freeimage=true | 
    
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781479914395/mc.gif&client=summon&freeimage=true | 
    
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781479914395/sc.gif&client=summon&freeimage=true |