Partially-parallel irregular LDPC decoder based on improved message passing schedule

In this paper, we propose a new efficient message-passing schedule for irregular LPDC code. Our approach is based on the schedule designed for regular LDPC code. We have modified the original schedule for regular LDPC code and improved it particularly for the irregular LDPC coder realization. The ex...

Full description

Saved in:
Bibliographic Details
Published in2007 50th Midwest Symposium on Circuits and Systems pp. 1473 - 1476
Main Authors Xing Li, Shimizu, K., Zhen Qiu, Ikenaga, T., Goto, S.
Format Conference Proceeding
LanguageEnglish
Japanese
Published IEEE 01.08.2007
Subjects
Bit error rate
CMOS technology
Decoding
Error correction codes
Hardware
Message passing
Parity check codes
Processor scheduling
Production systems
Throughput
Online AccessGet full text
ISBN1424411750
9781424411757
ISSN1548-3746
DOI10.1109/MWSCAS.2007.4488821

Cover

Abstract In this paper, we propose a new efficient message-passing schedule for irregular LPDC code. Our approach is based on the schedule designed for regular LDPC code. We have modified the original schedule for regular LDPC code and improved it particularly for the irregular LDPC coder realization. The experimental results show that our method could achieve better performance than conventional one, and improve the converging rate as well.
AbstractList In this paper, we propose a new efficient message-passing schedule for irregular LPDC code. Our approach is based on the schedule designed for regular LDPC code. We have modified the original schedule for regular LDPC code and improved it particularly for the irregular LDPC coder realization. The experimental results show that our method could achieve better performance than conventional one, and improve the converging rate as well.
Author Shimizu, K.
Ikenaga, T.
Goto, S.
Xing Li
Zhen Qiu
Author_xml – sequence: 1
  surname: Xing Li
  fullname: Xing Li
  organization: Waseda Univ., Fukuoka
– sequence: 2
  givenname: K.
  surname: Shimizu
  fullname: Shimizu, K.
  organization: Waseda Univ., Fukuoka
– sequence: 3
  surname: Zhen Qiu
  fullname: Zhen Qiu
  organization: Waseda Univ., Fukuoka
– sequence: 4
  givenname: T.
  surname: Ikenaga
  fullname: Ikenaga, T.
  organization: Waseda Univ., Fukuoka
– sequence: 5
  givenname: S.
  surname: Goto
  fullname: Goto, S.
  organization: Waseda Univ., Fukuoka
BookMark eNpFkF1LwzAYhSNOcJv-gt3kD7Tmq2lyOapOYeJgBS9HlvftjHRtSZywf2_BgVfPOfBwLs6MTLq-Q0IWnOWcM_vw9rGtlttcMFbmShljBL8iM66EUpyX2l7_l4JNyJQXymSyVPqWzFL6YkzIktspqTcufgfXtudscHEktjTEiIdT6yJdP24qCuh7wEj3LiHQvqPhOMT-Z8xHTMkdkA4updAdaPKfCKcW78hN49qE9xfOSf38VFcv2fp99Vot11kwWmXSMBwpTNMYD6DLQhdCWwTbOL0XoPfW2xIaiYUE7xz4Ahpwow2cG49yThZ_swERd0MMRxfPu8sb8hdyEVYQ
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/MWSCAS.2007.4488821
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Xplore
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 1424411769
9781424411764
EndPage 1476
ExternalDocumentID 4488821
Genre orig-research
GroupedDBID 29B
29F
6IE
6IF
6IH
6IK
6IL
6IM
6IN
AAJGR
AAWTH
ABLEC
ACGFS
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
IPLJI
M43
OCL
RIE
RIL
RIO
RNS
ID FETCH-LOGICAL-i864-380e86428ff8cdd67565269ed9fa6b2d6b9c97df3e53dcaadc5dfdaff8d118ce3
IEDL.DBID RIE
ISBN 1424411750
9781424411757
ISSN 1548-3746
IngestDate Wed Aug 27 01:44:38 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
Japanese
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i864-380e86428ff8cdd67565269ed9fa6b2d6b9c97df3e53dcaadc5dfdaff8d118ce3
PageCount 4
ParticipantIDs ieee_primary_4488821
PublicationCentury 2000
PublicationDate 2007-Aug.
PublicationDateYYYYMMDD 2007-08-01
PublicationDate_xml – month: 08
  year: 2007
  text: 2007-Aug.
PublicationDecade 2000
PublicationTitle 2007 50th Midwest Symposium on Circuits and Systems
PublicationTitleAbbrev MWSCAS
PublicationYear 2007
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0023719
ssj0000454236
Score 1.6989793
Snippet In this paper, we propose a new efficient message-passing schedule for irregular LPDC code. Our approach is based on the schedule designed for regular LDPC...
SourceID ieee
SourceType Publisher
StartPage 1473
SubjectTerms Bit error rate
CMOS technology
Decoding
Error correction codes
Hardware
Message passing
Parity check codes
Processor scheduling
Production systems
Throughput
Title Partially-parallel irregular LDPC decoder based on improved message passing schedule
URI https://ieeexplore.ieee.org/document/4488821
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3JTsMwELVKT3BhaRG7fOBI2qRJnOSIChVCFFVqEb1Vjj1GFSGtovYAX8-Mk4ZFHLg5UZTFdjTzZnmPscuQGFsMRI6UOnWCMDWU35VOSkwxvSg2rg3mDB_F3VNwPw2nDXZV98IAgC0-gw4NbS5fL9SaQmVdhBLoECLW2YpiUfZq1fEUopKz2t0V2PIjK-pBHjn-RIHYNHURNWXN9VQdRxUdkecm3eHzuH89LrkNq-f9EF6xdmewy4abNy7LTV4761XaUR-_yBz_-0l7rP3V4cdHte3aZw3ID9jON3LCFpuMaFfJLHt3iB88yyDj86Kw2vUFf7gZ9bkG6ogvOJlCzRc5n9sQBY7fSFnlBfgSfXO8G0cMjTYtgzabDG4n_Tun0mBw5rEIHD92ISaIYkystEZ0IUiSHHRipEh7WqSJSiJtfAh9rXC9VaiNlni1RuSiwD9kzXyRwxHjkSs0pTF7npKBkmGCS2OUp3EXyUR66pi1aHpmy5JlY1bNzMnfp0_ZdhllpVK8M9ZcFWs4R_dglV7YffEJe0O0fg
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3JTsMwELUqOAAXlhax4wNH0qZNnOWIClWBpqrUIHqrHHuMKkJaRe0Bvh6Pk4ZFHLg5UZTFdjTzZnmPkCuGjC0KfItzmVguSxTmd7mVIFNMxw-UbYI50dDrP7kPEzapkeuqFwYATPEZNHFocvlyLlYYKmtpKKEdQo11Npnruqzo1qoiKkgmZ9S7S7jl-EbWA31y_Ru53rqtC8kpK7an8tgvCYnadtiKnsfdm3HBblg-8Yf0irE8vV0Srd-5KDh5ba6WSVN8_KJz_O9H7ZHGV48fHVXWa5_UIDsgO9_oCeskHuG-4mn6biFDeJpCSmd5btTrczq4HXWpBOyJzykaQ0nnGZ2ZIIUev6G2ygvQhfbO9d2oRtHaqqXQIHHvLu72rVKFwZoFnms5gQ0BghSlAiGlxhceipKDDBX3ko70klCEvlQOMEcKveKCSSW5vlpq7CLAOSQb2TyDI0J925OYyOy0BXcFZ6FeGiXaUu8jHvK2OCZ1nJ7pouDZmJYzc_L36Uuy1Y-jwXRwP3w8JdtFzBUL887IxjJfwbl2FpbJhdkjnyIit8s
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2007+50th+Midwest+Symposium+on+Circuits+and+Systems&rft.atitle=Partially-parallel+irregular+LDPC+decoder+based+on+improved+message+passing+schedule&rft.au=Xing+Li&rft.au=Shimizu%2C+K.&rft.au=Zhen+Qiu&rft.au=Ikenaga%2C+T.&rft.date=2007-08-01&rft.pub=IEEE&rft.isbn=9781424411757&rft.issn=1548-3746&rft.spage=1473&rft.epage=1476&rft_id=info:doi/10.1109%2FMWSCAS.2007.4488821&rft.externalDocID=4488821
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1548-3746&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1548-3746&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1548-3746&client=summon