A Real Time FPGA Implementation and Analysis of a Novel Chaotic System
In this paper, we have designed and implemented a Novel chaos generator having cubic non-linearities for supporting higher levels of encryption. We have modelled our generator using Verilog Hardware Description Language on Xilinx Kintex 7 FPGA development environment by utilizing Runge Kutta's...
Saved in:
| Published in | 2022 International Conference for Advancement in Technology (ICONAT) pp. 1 - 4 |
|---|---|
| Main Authors | , , , |
| Format | Conference Proceeding |
| Language | English |
| Published |
IEEE
21.01.2022
|
| Subjects | |
| Online Access | Get full text |
| DOI | 10.1109/ICONAT53423.2022.9725976 |
Cover
| Abstract | In this paper, we have designed and implemented a Novel chaos generator having cubic non-linearities for supporting higher levels of encryption. We have modelled our generator using Verilog Hardware Description Language on Xilinx Kintex 7 FPGA development environment by utilizing Runge Kutta's 4th order-based algorithms for mathematical analysis. The mathematical analysis of the proposed novel chaos generator has been carried out using python. The proposed system is implemented on the FPGA and is verified using bifurcation diagram and Lyapunov's exponent. Several aspects such as Slice LUTs used, delay, DSPs, etc. have been calculated to analyse the performance of the proposed system. |
|---|---|
| AbstractList | In this paper, we have designed and implemented a Novel chaos generator having cubic non-linearities for supporting higher levels of encryption. We have modelled our generator using Verilog Hardware Description Language on Xilinx Kintex 7 FPGA development environment by utilizing Runge Kutta's 4th order-based algorithms for mathematical analysis. The mathematical analysis of the proposed novel chaos generator has been carried out using python. The proposed system is implemented on the FPGA and is verified using bifurcation diagram and Lyapunov's exponent. Several aspects such as Slice LUTs used, delay, DSPs, etc. have been calculated to analyse the performance of the proposed system. |
| Author | Garg, Ayush Yadav, Bhola Suneja, Kriti Sahu, Kaustuv |
| Author_xml | – sequence: 1 givenname: Bhola surname: Yadav fullname: Yadav, Bhola email: bholayadav2604@gmail.com organization: Delhi Technological University,Dept. of Electronics and Communication Engineering – sequence: 2 givenname: Ayush surname: Garg fullname: Garg, Ayush email: ag161298@gmail.com organization: Delhi Technological University,Dept. of Electronics and Communication Engineering – sequence: 3 givenname: Kaustuv surname: Sahu fullname: Sahu, Kaustuv email: kaustuvsahu13@gmail.com organization: Delhi Technological University,Dept. of Electronics and Communication Engineering – sequence: 4 givenname: Kriti surname: Suneja fullname: Suneja, Kriti email: kritisuneja@dtu.ac.in organization: Delhi Technological University,Dept. of Electronics and Communication Engineering |
| BookMark | eNotj8tKw0AUQEewC639gm7uDyRm3pllCKYGSiuafbmd3sGBZFKaIOTvFezqnNWB88we05iIMeBFznnhXtv6eKg6LZWQuSiEyJ0V2lnzwDbOltwYrYS2Vj6xpoJPwh66OBA0H7sK2uHa00BpxjmOCTBdoErYL1OcYAyAcBh_qIf6G8c5evhappmGF7YK2E-0uXPNuuatq9-z_XHX1tU-i6pUmXMFNxIxGBTGSU-ll6UovFbnszMWNUcflCFOyqALwStTqj_hgV-0lU6u2fY_G4nodL3FAW_L6T4nfwEOw0iB |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/ICONAT53423.2022.9725976 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Xplore POP ALL IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| EISBN | 9781665425773 1665425776 |
| EndPage | 4 |
| ExternalDocumentID | 9725976 |
| Genre | orig-research |
| GroupedDBID | 6IE 6IL CBEJK RIE RIL |
| ID | FETCH-LOGICAL-i484-990163aaf6a2693ce8c3820c54bb967a51acf46e1e46a9ffc4684a9f1f1d57393 |
| IEDL.DBID | RIE |
| IngestDate | Thu Jun 29 18:37:35 EDT 2023 |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i484-990163aaf6a2693ce8c3820c54bb967a51acf46e1e46a9ffc4684a9f1f1d57393 |
| PageCount | 4 |
| ParticipantIDs | ieee_primary_9725976 |
| PublicationCentury | 2000 |
| PublicationDate | 2022-Jan.-21 |
| PublicationDateYYYYMMDD | 2022-01-21 |
| PublicationDate_xml | – month: 01 year: 2022 text: 2022-Jan.-21 day: 21 |
| PublicationDecade | 2020 |
| PublicationTitle | 2022 International Conference for Advancement in Technology (ICONAT) |
| PublicationTitleAbbrev | ICONAT |
| PublicationYear | 2022 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| Score | 1.7858266 |
| Snippet | In this paper, we have designed and implemented a Novel chaos generator having cubic non-linearities for supporting higher levels of encryption. We have... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 1 |
| SubjectTerms | Analytical models Bifurcation Chaos Chaos Generator Encryption FPGA Generators Lyapunov's exponents Lyapunov's Stability Mathematical analysis Real-time systems RK4 Trajectory Xilinx Vivado |
| Title | A Real Time FPGA Implementation and Analysis of a Novel Chaotic System |
| URI | https://ieeexplore.ieee.org/document/9725976 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3NS8MwFH9sO3lS2cRvcvBou6VN0-ZYhnUKq0Mm7DaS9AVFbUU2D_71Jm03UTx4CyGQj5fHe3nv_X4BuFAMeaKF8AqnTYwWynPE-V4cyAS1gz_W1e7TnE8e2O0iWnTgcouFQcS6-Ax916xz-UWl1y5UNhSxddZj3oVunPAGq7UpzhmJ4c34Lk_nkaO0s---IPDb4T_-TanNRrYL082ETbXIs79eKV9__uJi_O-K9mDwDdAjs63p2YcOln3IUnJv3T7iUB0km12npKb-fW3RRSWRZUE2JCSkMkSSvPrAFzJ-lJW9P6RhLx_APLuajyde-02C98QS5rnEFg-lNFwGXIQaEx1as64jppTgsYyo1IZxpMi4FMZoxhNmG9TQInJ8eAfQK6sSD4GEjI8QqRkZRKY1VVZiVkdlGNpHB8PgCPruCJZvDRHGst398d_dJ7DjxODiFQE9hd7qfY1n1oKv1Hktui_y5ZsE |
| linkProvider | IEEE |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV07T8MwELZKGWAC1CLeeGAkaZ1cnGSsKkILbahQkLpVjnMWCEgQahj49dhJWgRiYLMsWX6cT3e-u-8zIRcpIA9kGFqZ0SZgWWoZ4nzLd0SA0sAfq2r3acxHD3Az9-YtcrnGwiBiVXyGtmlWufyskKUJlfVCXzvrPt8gmx4AeDVaa1We0w974-FdPEg8Q2qnX36OYzcDfvycUhmOaIdMV1PW9SLPdrlMbfn5i43xv2vaJd1viB6drY3PHmlh3iHRgN5rx48aXAeNZtcDWpH_vjb4opyKPKMrGhJaKCpoXHzgCx0-ikLfIFrzl3dJEl0lw5HVfJRgPUEAlkltcVcIxYXDQ1diIF1t2KUHaRpyX3hMSAUcGQIXoVISeAC6wRTLPMOIt0_aeZHjAaEu8D4iU32FCFKyVMtMa6lwXf3sAHQOScccweKtpsJYNLs_-rv7nGyNkulkMRnHt8dk24jERC8cdkLay_cST7U9X6ZnlRi_AEPWnlE |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2022+International+Conference+for+Advancement+in+Technology+%28ICONAT%29&rft.atitle=A+Real+Time+FPGA+Implementation+and+Analysis+of+a+Novel+Chaotic+System&rft.au=Yadav%2C+Bhola&rft.au=Garg%2C+Ayush&rft.au=Sahu%2C+Kaustuv&rft.au=Suneja%2C+Kriti&rft.date=2022-01-21&rft.pub=IEEE&rft.spage=1&rft.epage=4&rft_id=info:doi/10.1109%2FICONAT53423.2022.9725976&rft.externalDocID=9725976 |