Cost-effective Resilient FPGA-based LDPC Decoder Architecture - Souza, Eduardo N. de; Nazar, Gabriel L. (Proceedings / IEEE International On-Line Testing Symposium, 2019)
Keywords: Decoding; fault tolerance; Field programmable gate arrays; FPGA; LDPC; Parallel processing; Parity check codes; Redundancy; Resilience