HiPReP: High-Performance Reconfigurable Processor - Architecture and Compiler

The computational parallelism and energy efficiency inherent in reconfigurable hardware architectures like finegrained Field-Programmable Gate Arrays (FPGAs) and Coarse-Grained Reconfigurable Arrays (CGRAs) have been a subject of research mostly for Multimedia applications for many years [1]. The sa...

Full description

Saved in:
Bibliographic Details
Published inInternational Conference on Field-programmable Logic and Applications pp. 380 - 381
Main Authors Kasgen, Philipp, Messelka, Mohamed, Weinhardt, Markus
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.08.2021
Subjects
C compiler
CGRA
Computational efficiency
Computer architecture
Energy efficiency
Field programmable gate arrays
FPU
Hardware
HPC
Multicore processing
Parallel processing
Reconfigurable Computing
Online AccessGet full text
ISSN1946-1488
DOI10.1109/FPL53798.2021.00074

Cover

Abstract The computational parallelism and energy efficiency inherent in reconfigurable hardware architectures like finegrained Field-Programmable Gate Arrays (FPGAs) and Coarse-Grained Reconfigurable Arrays (CGRAs) have been a subject of research mostly for Multimedia applications for many years [1]. The said strengths of reconfigurable systems are also beneficial for other application domains, e.g. High-Performance Computing (HPC), since single-core and multicore systems may soon hit scaling limits.
AbstractList The computational parallelism and energy efficiency inherent in reconfigurable hardware architectures like finegrained Field-Programmable Gate Arrays (FPGAs) and Coarse-Grained Reconfigurable Arrays (CGRAs) have been a subject of research mostly for Multimedia applications for many years [1]. The said strengths of reconfigurable systems are also beneficial for other application domains, e.g. High-Performance Computing (HPC), since single-core and multicore systems may soon hit scaling limits.
Author Messelka, Mohamed
Weinhardt, Markus
Kasgen, Philipp
Author_xml – sequence: 1
  givenname: Philipp
  surname: Kasgen
  fullname: Kasgen, Philipp
  email: p.kaesgen@hs-osnabrueck.de
  organization: Osnabruck University of Applied Sciences,Faculty of Engineering and Computer Science,Germany
– sequence: 2
  givenname: Mohamed
  surname: Messelka
  fullname: Messelka, Mohamed
  email: m.messelka@hs-osnabrueck.de
  organization: Osnabruck University of Applied Sciences,Faculty of Engineering and Computer Science,Germany
– sequence: 3
  givenname: Markus
  surname: Weinhardt
  fullname: Weinhardt, Markus
  email: m.weinhardt@hs-osnabrueck.de
  organization: Osnabruck University of Applied Sciences,Faculty of Engineering and Computer Science,Germany
BookMark eNotzM1OAjEUQOFqNFGQJ2DTFxi8_btt3REiYoJxQnRNOp1bqIEZ0oGFb6-Jrs7myxmxm67viLGpgJkQ4B-X9doo691MghQzALD6io0EotHKGo_X7F54jZXQzt2xyTB8_Row2jqD9-xtlesN1U98lXf7qqaS-nIMXSS-odh3Ke8uJTQH4nXpIw1DX3jF5yXu85ni-VKIh67li_54ygcqD-w2hcNAk_-O2efy-WOxqtbvL6-L-brKEtS5Cgg2GkiYYgoYAb0FtM63KIQkp5QAJVVLgnTUDUgpjAmYQqMbbF0ANWbTv28mou2p5GMo31tvDCqt1A8fAE9K
CODEN IEEPAD
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/FPL53798.2021.00074
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Xplore
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 1665437596
9781665437592
EISSN 1946-1488
EndPage 381
ExternalDocumentID 9556343
Genre orig-research
GrantInformation_xml – fundername: Deutsche Forschungsgemeinschaft
  funderid: 10.13039/501100001659
GroupedDBID 6IE
6IF
6IL
6IN
AAWTH
ABLEC
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
OCL
RIE
RIL
ID FETCH-LOGICAL-i203t-a607c50f6fcfa6c069706789d6112e83310323de1e4c4b022155a6fab4b6d8a03
IEDL.DBID RIE
IngestDate Wed Aug 27 02:25:25 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i203t-a607c50f6fcfa6c069706789d6112e83310323de1e4c4b022155a6fab4b6d8a03
PageCount 2
ParticipantIDs ieee_primary_9556343
PublicationCentury 2000
PublicationDate 2021-Aug.
PublicationDateYYYYMMDD 2021-08-01
PublicationDate_xml – month: 08
  year: 2021
  text: 2021-Aug.
PublicationDecade 2020
PublicationTitle International Conference on Field-programmable Logic and Applications
PublicationTitleAbbrev FPL
PublicationYear 2021
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0000547856
Score 1.8167951
Snippet The computational parallelism and energy efficiency inherent in reconfigurable hardware architectures like finegrained Field-Programmable Gate Arrays (FPGAs)...
SourceID ieee
SourceType Publisher
StartPage 380
SubjectTerms C compiler
CGRA
Computational efficiency
Computer architecture
Energy efficiency
Field programmable gate arrays
FPU
Hardware
HPC
Multicore processing
Parallel processing
Reconfigurable Computing
Title HiPReP: High-Performance Reconfigurable Processor - Architecture and Compiler
URI https://ieeexplore.ieee.org/document/9556343
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PS8MwFA7bTp5UNvE3OXg0Xdo0aeNNxDHESREHu42kfZUhdFLai3-9eW3tVDx4C7kk5EG-95Lv-x4hV1IE0iCrMXPZOQu19ZkrgzJmII9SbkGYxq5p8aTmy_BhJVcDct1rYQCgIZ-Bh8PmLz_bpjU-lU01ulmFYkiGUaxarVb_nsLRmEqqzljI53o6Sx6liDTytwLfa8DyRwuVBkFm-2TxtXZLHHnz6sp66ccvW8b_bu6ATHZaPZr0KHRIBlCMyWK-SZ4huaFI42DJThxAsdws8s1rXaJminY6gW1JGb399qdATZFRvCvcpVFOyHJ2_3I3Z13jBLYJuKiYUTxKJc9VnuZGpVzpCEFJu3j4AcQCe4sFIgMfwjS0DsVdUmFUbmxoVRYbLo7IqNgWcEyoCnywEc-0RWsssEa5hCWOpYx1LiMTnJAxHsX6vfXGWHencPr39BnZw2C0BLpzMqrKGi4cqFf2sonmJ6BloFg
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1NS8MwGA5zHvSksonf5uDRdGnz0cabiKPqOopssNtI0lSG0ElpL_56k7bODzx4C7kk5IU875s8z_MCcMVIwKRjNWY2O0dUKB_ZMihD0uShxsoQ2dg1JVMez-njgi164HqjhTHGNOQz47lh85efrXXtnspGwrlZUbIFthmllLVqrc2LCnbWVIx31kI-FqNxOmEkFI7BFfheA5c_mqg0GDLeA8nn6i115NWrK-Xp91_GjP_d3j4Yfqn1YLrBoQPQM8UAJPEqfTbpDXREDpR-yQOgKziLfPVSl041BTulwLqECN5--1WAssiguy3stVEOwXx8P7uLUdc6Aa0CTCokOQ41wznPdS65xlyEDpaEjYgfmIi47mIByYxvqKbK4rhNKyTPpaKKZ5HE5BD0i3VhjgDkgW9UiDOhnDmWUZLblCWKGItEzkIZHIOBO4rlW-uOsexO4eTv6UuwE8-SyXLyMH06BbsuMC2d7gz0q7I25xbiK3XRRPYDOQGjpQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=proceeding&rft.title=International+Conference+on+Field-programmable+Logic+and+Applications&rft.atitle=HiPReP%3A+High-Performance+Reconfigurable+Processor+-+Architecture+and+Compiler&rft.au=Kasgen%2C+Philipp&rft.au=Messelka%2C+Mohamed&rft.au=Weinhardt%2C+Markus&rft.date=2021-08-01&rft.pub=IEEE&rft.eissn=1946-1488&rft.spage=380&rft.epage=381&rft_id=info:doi/10.1109%2FFPL53798.2021.00074&rft.externalDocID=9556343