36-Context dynamic optically reconfigurable gate array

Optically reconfigurable gate arrays (ORGAs) have been developed for the purposes of realizing large virtual gates and increasing a gate array's performance by combining a holographic memory with a programmable gate array. In addition, dynamic optically reconfigurable gate arrays (DORGAs) using...

Full description

Saved in:
Bibliographic Details
Published in2009 IEEE/SICE International Symposium on System Integration pp. 19 - 23
Main Authors Nakajima, Mao, Watanabe, Minoru
Format Conference Proceeding
LanguageEnglish
Japanese
Published IEEE 01.11.2009
Subjects
Dynamic reconfiguration
Field programmable gate arrays
FPGAs
Holographic optical components
Holography
Intelligent robots
Memory architecture
Microprocessors
Optical arrays
Optical reconfiguration
ORGAs
Photodiodes
Vehicle dynamics
Very large scale integration
Online AccessGet full text
ISBN9781424459087
1424459087
DOI10.1109/SI.2009.5384563

Cover

Abstract Optically reconfigurable gate arrays (ORGAs) have been developed for the purposes of realizing large virtual gates and increasing a gate array's performance by combining a holographic memory with a programmable gate array. In addition, dynamic optically reconfigurable gate arrays (DORGAs) using a photodiode memory architecture have been developed to realize a high-density VLSI. We have already demonstrated a 16-context DORGA architecture with a nanosecond-order reconfiguration capability. This paper presents a more advanced 36-context DORGA with performance that exceeds that of current dynamic reconfigurable devices.
AbstractList Optically reconfigurable gate arrays (ORGAs) have been developed for the purposes of realizing large virtual gates and increasing a gate array's performance by combining a holographic memory with a programmable gate array. In addition, dynamic optically reconfigurable gate arrays (DORGAs) using a photodiode memory architecture have been developed to realize a high-density VLSI. We have already demonstrated a 16-context DORGA architecture with a nanosecond-order reconfiguration capability. This paper presents a more advanced 36-context DORGA with performance that exceeds that of current dynamic reconfigurable devices.
Author Watanabe, Minoru
Nakajima, Mao
Author_xml – sequence: 1
  givenname: Mao
  surname: Nakajima
  fullname: Nakajima, Mao
  organization: Electr. & Electron. Eng., Shizuoka Univ., Hamamatsu, Japan
– sequence: 2
  givenname: Minoru
  surname: Watanabe
  fullname: Watanabe, Minoru
  email: tmwatan@ipc.shizuoka.ac.jp
  organization: Electr. & Electron. Eng., Shizuoka Univ., Hamamatsu, Japan
BookMark eNpVj0tLxDAUhSMqqGPXLtz0D7TmcfNaSvExMOBCXQ9pcjNEOumQVrD_3gFn49mc72w-ODfkIo8ZCbljtGWM2of3dcspta0UBqQSZ6Sy2jDgANJSC-f_ttFXpJqmL3oMSG44XBMlVNONecafuQ5Ldvvk6_EwJ--GYakL-jHHtPsurh-w3rkZa1eKW27JZXTDhNWpV-Tz-emje202by_r7nHTJGbk3HjVq-A9D6CVNN6ZyCFgL8BpKuWRwEvKtFEAJjKUIRrUQTOhlFYaqViR-z9vQsTtoaS9K8v29Fb8AmQ3SJg
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/SI.2009.5384563
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE/IET Electronic Library
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9781424459094
1424459079
9781424459070
1424459095
EndPage 23
ExternalDocumentID 5384563
Genre orig-research
GroupedDBID 6IE
6IF
6IK
6IL
6IN
AAJGR
AARBI
AAWTH
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
IERZE
OCL
RIE
RIL
ID FETCH-LOGICAL-i185t-c6b6dcc2d47658ca8f24deb34a7055deb4c501786448f1e5df8e7d71366767e03
IEDL.DBID RIE
ISBN 9781424459087
1424459087
IngestDate Wed Aug 27 02:51:39 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
Japanese
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i185t-c6b6dcc2d47658ca8f24deb34a7055deb4c501786448f1e5df8e7d71366767e03
PageCount 5
ParticipantIDs ieee_primary_5384563
PublicationCentury 2000
PublicationDate 2009-11-01
PublicationDateYYYYMMDD 2009-11-01
PublicationDate_xml – month: 11
  year: 2009
  text: 2009-11-01
  day: 01
PublicationDecade 2000
PublicationTitle 2009 IEEE/SICE International Symposium on System Integration
PublicationTitleAbbrev SI
PublicationYear 2009
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0000452824
Score 1.4373641
Snippet Optically reconfigurable gate arrays (ORGAs) have been developed for the purposes of realizing large virtual gates and increasing a gate array's performance by...
SourceID ieee
SourceType Publisher
StartPage 19
SubjectTerms Dynamic reconfiguration
Field programmable gate arrays
FPGAs
Holographic optical components
Holography
Intelligent robots
Memory architecture
Microprocessors
Optical arrays
Optical reconfiguration
ORGAs
Photodiodes
Vehicle dynamics
Very large scale integration
Title 36-Context dynamic optically reconfigurable gate array
URI https://ieeexplore.ieee.org/document/5384563
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1NS8NAEB3anjyptOI3e_Dott1ms1nPYqlCRdBCb2U_pShtCQlYf72zm6SiePCUTQ5hl81k5s3OewNwxUTqlMtSahOTUa6cpVKiXXmJAFczL4wMBOfpo5jM-MM8nbfgeseFcc7F4jPXD8N4lm_XpgypsgEaJ_r7pA1t_MwqrtYunxKkweWIN9yt0Mo7aySdmvta2ocNbwbP95VWZf3KH71VomsZ78O0mVRVUfLWLwvdN5-_9Br_O-sD6H2T-MjTzj0dQsutuiASQaMg1UdBbNWMnqw3MZ_9viURHfvla5kHQhUJGTai8lxtezAb373cTmjdOoEu0QEX1AgtrDEjyzMMMYySfsQt4maugnoOjrhJ0RZlQGeeudR66TKLgDWUvGZumBxBZ7VeuWMgxmAIppgeakSCGH8oiRfLvMV_HWean0A3rHmxqdQxFvVyT_9-fAZ78TwmsvnOoVPkpbtAt17oy7ifX6FvnZE
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1NT8JAEJ0gHvSkBozf7sGjC5Ru2_VsJKBATISEG9lPQzRAmjYRf72z2xaj8eCp2x42u2lmZ97svDcAN0EcGWGSiOpQJZQJoynnaFeWI8CVgY0VdwTn0TjuT9njLJrV4HbLhTHG-OIz03JDf5evVyp3qbI2Gif6-3AHdiNEFbxga20zKk4cnHdZxd5yzbyTStSpei_FfYLOXftlUKhVlpP-6K7inUvvAEbVsoqakrdWnsmW-vyl2PjfdR9C85vGR563DuoIambZgDiMqZek-siILtrRk9XaZ7TfN8TjY7t4zVNHqSIux0ZEmopNE6a9h8l9n5bNE-gCXXBGVSxjrVRXswSDDCW47TKNyJkJp5-DI6YitEbu8JkNTKQtN4lGyOqKXhPTCY-hvlwtzQkQpTAIE4HsSMSCGIEIjg8dWI2nHQskO4WG2_N8XehjzMvtnv39-Rr2-pPRcD4cjJ_OYd_fznhu3wXUszQ3l-jkM3nl_-0XJdOg5A
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2009+IEEE%2FSICE+International+Symposium+on+System+Integration&rft.atitle=36-Context+dynamic+optically+reconfigurable+gate+array&rft.au=Nakajima%2C+Mao&rft.au=Watanabe%2C+Minoru&rft.date=2009-11-01&rft.pub=IEEE&rft.isbn=9781424459087&rft.spage=19&rft.epage=23&rft_id=info:doi/10.1109%2FSI.2009.5384563&rft.externalDocID=5384563
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781424459087/lc.gif&client=summon&freeimage=true
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781424459087/mc.gif&client=summon&freeimage=true
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781424459087/sc.gif&client=summon&freeimage=true