Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research

• Published in: 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines pp. 149 - 156
• Main Authors: Jamieson, Peter, Kent, Kenneth B, Gharibian, Farnaz, Shannon, Lesley
• Format: Conference Proceeding
• Language: English
• Published: IEEE 01.05.2010
• Subjects: Application specific integrated circuits; Automata; Computer science; Design automation; Design engineering; Field programmable gate arrays; Hardware design languages; Integrated circuit synthesis; Integrated circuit technology; Open source software
• ISBN: 9781424471423; 0769540562; 9780769540566; 1424471427
• DOI: 10.1109/FCCM.2010.31

In this work, we present Odin II, a framework for Verilog Hardware Description Language (HDL) synthesis that allows researchers to investigate approaches/improvements to different phases of HDL elaboration that have not been previously possible. Odin II's output can be fed into traditional back-end flows for both FPGAs and ASICs so that these improvements can be better quantified. Whereas the original Odin [1] provided an open source synthesis tool, Odin II's synthesis framework offers significant improvements such as a unified environment for both front-end parsing and netlist flattening. Odin II also interfaces directly with VPR [2], a common academic FPGA CAD flow, allowing an architectural description of a target FPGA as an input to enable identification and mapping of design features to custom features. Furthermore, Odin II can also read the netlists from downstream CAD stages into its netlist data-structure to facilitate analysis. Odin II can be used for a wide range of experiments; in this paper, we show three specific instances of how Odin II can be used by ASIC and FPGA researchers for more than basic synthesis. Odin II is open source and released under the MIT License.