Hardware/software co-design to secure crypto-chip from side channel analysis at design time
Side channel analysis (SCA) is a powerful physical cryptanalysis. In common industrial practice, the SCA security evaluation is performed after the devices are manufactured. However, the post-manufactured analysis is time consuming, error prone and expensive. Motivated by the spirit of hardware/soft...
Saved in:
| Published in | 2010 3rd IEEE International Conference on Computer Science and Information Technology Vol. 6; pp. 88 - 91 |
|---|---|
| Main Authors | , |
| Format | Conference Proceeding |
| Language | English |
| Published |
IEEE
01.07.2010
|
| Subjects | |
| Online Access | Get full text |
| ISBN | 9781424455379 1424455375 |
| DOI | 10.1109/ICCSIT.2010.5563592 |
Cover
| Summary: | Side channel analysis (SCA) is a powerful physical cryptanalysis. In common industrial practice, the SCA security evaluation is performed after the devices are manufactured. However, the post-manufactured analysis is time consuming, error prone and expensive. Motivated by the spirit of hardware/software co-design, a design-time SCA analysis is proposed to improve the efficiency. Firstly, a general SCA leakage model is presented, and then the flow of design-time security analysis is described. After that, a flexible simulation and analytical environment is built to assess the different SCA leakage. Finally, an illustrative experiment, which performs a design-time SCA analysis on the crypto-chip with AES-128 core, is given. |
|---|---|
| ISBN: | 9781424455379 1424455375 |
| DOI: | 10.1109/ICCSIT.2010.5563592 |