Hardware/software co-design to secure crypto-chip from side channel analysis at design time
Side channel analysis (SCA) is a powerful physical cryptanalysis. In common industrial practice, the SCA security evaluation is performed after the devices are manufactured. However, the post-manufactured analysis is time consuming, error prone and expensive. Motivated by the spirit of hardware/soft...
Saved in:
| Published in | 2010 3rd IEEE International Conference on Computer Science and Information Technology Vol. 6; pp. 88 - 91 |
|---|---|
| Main Authors | , |
| Format | Conference Proceeding |
| Language | English |
| Published |
IEEE
01.07.2010
|
| Subjects | |
| Online Access | Get full text |
| ISBN | 9781424455379 1424455375 |
| DOI | 10.1109/ICCSIT.2010.5563592 |
Cover
| Abstract | Side channel analysis (SCA) is a powerful physical cryptanalysis. In common industrial practice, the SCA security evaluation is performed after the devices are manufactured. However, the post-manufactured analysis is time consuming, error prone and expensive. Motivated by the spirit of hardware/software co-design, a design-time SCA analysis is proposed to improve the efficiency. Firstly, a general SCA leakage model is presented, and then the flow of design-time security analysis is described. After that, a flexible simulation and analytical environment is built to assess the different SCA leakage. Finally, an illustrative experiment, which performs a design-time SCA analysis on the crypto-chip with AES-128 core, is given. |
|---|---|
| AbstractList | Side channel analysis (SCA) is a powerful physical cryptanalysis. In common industrial practice, the SCA security evaluation is performed after the devices are manufactured. However, the post-manufactured analysis is time consuming, error prone and expensive. Motivated by the spirit of hardware/software co-design, a design-time SCA analysis is proposed to improve the efficiency. Firstly, a general SCA leakage model is presented, and then the flow of design-time security analysis is described. After that, a flexible simulation and analytical environment is built to assess the different SCA leakage. Finally, an illustrative experiment, which performs a design-time SCA analysis on the crypto-chip with AES-128 core, is given. |
| Author | Tao Zhang Jianbo Yao |
| Author_xml | – sequence: 1 surname: Jianbo Yao fullname: Jianbo Yao email: yaojianbo007@gmail.com organization: Dept. of Comput. Sci., Zunyi Normal Coll., Zunyi, China – sequence: 2 surname: Tao Zhang fullname: Tao Zhang email: zhangtao@uestc.edu.cn organization: Westone Corp. of No.30 Res. Inst., China Electron. Technol. Group Corp., Chengdu, China |
| BookMark | eNpNkM1OwkAUhccoiYJ9AjbzAoX5ZXqXplEhIXEhrlyQ2-kdGVNa0qkxvL0QMfFszj1fcu7ijNlN27XE2FSKmZQC5quyfF1tZkqcgLULbUFdsQxcIY0yxloj4Pp_1g5GbKyEANCFNuqWZSl9ipOMVbZQd-x9iX39jT3NUxeG88F9l9eU4kfLh44n8l9n1h8PQ5f7XTzw0Hd7nmJ9ojtsW2o4ttgcU0wcB_5XjXu6Z6OATaLs4hP29vS4KZf5-uV5VT6s8yidHXIJ5MC7GoxFi1h4D94H443zRaiCcQutVIVgCJ2wQXrUimrAShgyFUg9YdPfv5GItoc-7rE_bi_76B8r6FqL |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/ICCSIT.2010.5563592 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings Accès Toulouse INP et ENVT - IEEE Xplore POP ALL IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| EISBN | 9781424455409 9781424455393 1424455405 1424455391 |
| EndPage | 91 |
| ExternalDocumentID | 5563592 |
| Genre | orig-research |
| GroupedDBID | 6IE 6IF 6IK 6IL 6IN AAJGR AAWTH ADFMO ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK IEGSK IERZE OCL RIE RIL |
| ID | FETCH-LOGICAL-i175t-19e79c7d945a5aa8cc9ccf4c47c8fbf476322ba94ea705f1ca32ed9ab04e4b913 |
| IEDL.DBID | RIE |
| ISBN | 9781424455379 1424455375 |
| IngestDate | Wed Aug 27 02:52:53 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | false |
| LCCN | 2009938342 |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i175t-19e79c7d945a5aa8cc9ccf4c47c8fbf476322ba94ea705f1ca32ed9ab04e4b913 |
| PageCount | 4 |
| ParticipantIDs | ieee_primary_5563592 |
| PublicationCentury | 2000 |
| PublicationDate | 2010-July |
| PublicationDateYYYYMMDD | 2010-07-01 |
| PublicationDate_xml | – month: 07 year: 2010 text: 2010-July |
| PublicationDecade | 2010 |
| PublicationTitle | 2010 3rd IEEE International Conference on Computer Science and Information Technology |
| PublicationTitleAbbrev | ICCSIT |
| PublicationYear | 2010 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0000452582 |
| Score | 1.6509964 |
| Snippet | Side channel analysis (SCA) is a powerful physical cryptanalysis. In common industrial practice, the SCA security evaluation is performed after the devices are... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 88 |
| SubjectTerms | Co-Design Crypto-Chip Cryptography Design Time Hardware Side Channel Analysis |
| Title | Hardware/software co-design to secure crypto-chip from side channel analysis at design time |
| URI | https://ieeexplore.ieee.org/document/5563592 |
| Volume | 6 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LSwMxEA61J08qrfgmB4-m3UeyuzkXSytUBFsoeCiT7ASLulvaLaK_3mQfFcWDtySwS0hgZjLzfd8Qcp36OlICQqbt24HxMI6ZUh4wayRNJAGkKMV0JvfRaMbv5mLeIjc7LgwiluAz7LlhWctPc711qbK-E7MS0hrcvTiJKq7WLp_ipMFFEjTcLSHCWDSSTvVc1qpDvif748HgcTytoF31b3_0Vyndy_CATJqNVaiSl962UD39-Uuz8b87PyTdbyIffdi5qCPSwqxDnly1_h3W2N9YG-wGVOcsLaEctMjpxqXg7dr6Y1XkTD8vV9SRUKhr7EkdUTjDVwq1mAmFgjafLt-wS2bD2-lgxOoeC2xpA4eC-RJjqeNUcgECINFaam245rFOjDLcmp8gUCA5QuwJ42sIA0wlKI8jV9IPj0k7yzM8IdRGEyoCoxATaf2-UWmijQ1volQa4GF0SjruYBarSkZjUZ_J2d_L52S_KtQ7ZOwFaRfrLV5a_1-oq_LivwAVua3K |
| linkProvider | IEEE |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PS8MwFA5jHvSksom_zcGj2dY1aZvzcGy6DcENBh7GS_qCQ23H1iH615u03UTx4C0JtIQQ3nt57_u-R8h17OlACfCZtm8Hxv0wZEq1gFkjaQIJIEUupjMcBb0Jv5uKaYXcbLkwiJiDz7DhhnktP0712qXKmk7MSkhrcHcE51wUbK1tRsWJg4uovWFvCeGHYiPqVM5lqTvktWSz3-k89scFuKv88Y8OK7mD6e6T4WZrBa7kpbHOVEN__lJt_O_eD0j9m8pHH7ZO6pBUMKmRJ1evf4clNlfWCrsB1SmLczAHzVK6ckl4u7b8WGQp08_zBXU0FOpae1JHFU7wlUIpZ0Iho5tP529YJ5Pu7bjTY2WXBTa3oUPGPImh1GEsuQABEGkttTZc81BHRhluDVC7rUByhLAljKfBb2MsQbU4ciU9_4hUkzTBY0JtPKECMAoxktbzGxVH2tgAJ4ilAe4HJ6TmDma2KIQ0ZuWZnP69fEV2e-PhYDboj-7PyF5Rtnc42XNSzZZrvLDRQKYu80vwBWBgsRc |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2010+3rd+IEEE+International+Conference+on+Computer+Science+and+Information+Technology&rft.atitle=Hardware%2Fsoftware+co-design+to+secure+crypto-chip+from+side+channel+analysis+at+design+time&rft.au=Jianbo+Yao&rft.au=Tao+Zhang&rft.date=2010-07-01&rft.pub=IEEE&rft.isbn=9781424455379&rft.volume=6&rft.spage=88&rft.epage=91&rft_id=info:doi/10.1109%2FICCSIT.2010.5563592&rft.externalDocID=5563592 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781424455379/lc.gif&client=summon&freeimage=true |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781424455379/mc.gif&client=summon&freeimage=true |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781424455379/sc.gif&client=summon&freeimage=true |