Performance Analysis of Some Batch Verification Methods of Digital Signatures

In this paper, we compare three methods in detecting invalid signatures in batch verification. The first method, randomly select test, randomly chooses a half of signatures to verify in a batch. The second method is the small exponent test which is widely used. The third method, randomly numbering t...

Full description

Saved in:
Bibliographic Details
Published in2017 12th Asia Joint Conference on Information Security (AsiaJCIS) pp. 10 - 14
Main Authors Guan, D. J., Zhuang, E. S., Chung, I. C., Yu-Shen Lin
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.08.2017
Subjects
Asia
Digital signatures
Error analysis
Information security
Performance analysis
Online AccessGet full text
DOI10.1109/AsiaJCIS.2017.14

Cover

Abstract In this paper, we compare three methods in detecting invalid signatures in batch verification. The first method, randomly select test, randomly chooses a half of signatures to verify in a batch. The second method is the small exponent test which is widely used. The third method, randomly numbering test, is a simplified method of the matrix-detection algorithm. The randomly numbering test randomizes the order of the signatures and verifies the signatures in log k+1 batches where k is the number of signatures. We simulate each method and analyze the efficiency of the methods. As a result, randomly numbering test is more efficient than small exponent test when the number of signatures in a batch verification is large.
AbstractList In this paper, we compare three methods in detecting invalid signatures in batch verification. The first method, randomly select test, randomly chooses a half of signatures to verify in a batch. The second method is the small exponent test which is widely used. The third method, randomly numbering test, is a simplified method of the matrix-detection algorithm. The randomly numbering test randomizes the order of the signatures and verifies the signatures in log k+1 batches where k is the number of signatures. We simulate each method and analyze the efficiency of the methods. As a result, randomly numbering test is more efficient than small exponent test when the number of signatures in a batch verification is large.
Author Yu-Shen Lin
Guan, D. J.
Chung, I. C.
Zhuang, E. S.
Author_xml – sequence: 1
  givenname: D. J.
  surname: Guan
  fullname: Guan, D. J.
  email: guan@cse.nsysu.edu.tw
  organization: Dept. of Comput. Sci. & Eng., Nat. Sun Yat-sen Univ., Kaohsiung, Taiwan
– sequence: 2
  givenname: E. S.
  surname: Zhuang
  fullname: Zhuang, E. S.
  email: zhuanges@isl.cse.nsysu.edu.tw
  organization: Dept. of Comput. Sci. & Eng., Nat. Sun Yat-sen Univ., Kaohsiung, Taiwan
– sequence: 3
  givenname: I. C.
  surname: Chung
  fullname: Chung, I. C.
  email: zhongyj@isl.cse.nsysu.edu.tw
  organization: Dept. of Comput. Sci. & Eng., Nat. Sun Yat-sen Univ., Kaohsiung, Taiwan
– sequence: 4
  surname: Yu-Shen Lin
  fullname: Yu-Shen Lin
  email: linys@isl.cse.nsysu.edu.tw
  organization: Dept. of Comput. Sci. & Eng., Nat. Sun Yat-sen Univ., Kaohsiung, Taiwan
BookMark eNotjMtOwzAQAI0EByi9I3HxDyR44zhZH0N4FbUCKcC12jib1lJjoyQc-vcg4DQaaTQX4jTEwEJcgUoBlL2pJk_P9apJMwVlCvmJWNoSwWgsMtCZORebVx77OA4UHMsq0OE4-UnGXjZxYHlLs9vLDx597x3NPga54Xkfu9_kzu_8TAfZ-F2g-Wvk6VKc9XSYePnPhXh_uH-rn5L1y-OqrtaJh9LMCQCSBYdFq_KWStdmBSODNrb7ceSSeqvImIw7x4idxY6sA0INLaAp9UJc_309M28_Rz_QeNyiygqlc_0Np8lMBA
CODEN IEEPAD
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/AsiaJCIS.2017.14
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9781538621325
1538621320
EndPage 14
ExternalDocumentID 8026034
Genre orig-research
GroupedDBID 6IE
6IL
CBEJK
RIE
RIL
ID FETCH-LOGICAL-i175t-118a91c86b04ba7cb26e8e1359d4ba8e7af90a552edce88d98da9c1a831b18573
IEDL.DBID RIE
IngestDate Thu Jun 29 18:36:45 EDT 2023
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i175t-118a91c86b04ba7cb26e8e1359d4ba8e7af90a552edce88d98da9c1a831b18573
PageCount 5
ParticipantIDs ieee_primary_8026034
PublicationCentury 2000
PublicationDate 2017-Aug.
PublicationDateYYYYMMDD 2017-08-01
PublicationDate_xml – month: 08
  year: 2017
  text: 2017-Aug.
PublicationDecade 2010
PublicationTitle 2017 12th Asia Joint Conference on Information Security (AsiaJCIS)
PublicationTitleAbbrev ASIAJCIS
PublicationYear 2017
Publisher IEEE
Publisher_xml – name: IEEE
Score 1.6476554
Snippet In this paper, we compare three methods in detecting invalid signatures in batch verification. The first method, randomly select test, randomly chooses a half...
SourceID ieee
SourceType Publisher
StartPage 10
SubjectTerms Asia
Digital signatures
Error analysis
Information security
Performance analysis
Title Performance Analysis of Some Batch Verification Methods of Digital Signatures
URI https://ieeexplore.ieee.org/document/8026034
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LSwMxEA5tT55UWvFNDh7d7T6ym-So1VILK4Va6a3kMamL2C12e_HXm-z2IeLBWxJCEpJhhiTf9w1CN0oCIzzUnpLWgq33k56QOvIiyYIYSASxcATn7DkdTMhwmkwb6HbHhQGACnwGvitWf_m6UGv3VNZlTgArJk3UpCytuVrbn8eAd-9WuRj2nsYOr0V9R8v5kS-lChf9Q5RtJ6pRIu_-upS--vqlwfjflRyhzp6Yh0e7kHOMGrBoo2y0B__jrcgILgweFx-A762vfcOv1tDM5nkOZ1XW6KrLQz53WUPwOJ_XEp-rDpr0H196A2-TJcHLbegvPXtDEDxULJUBkYIqGaXAIIwTrm2dARWGByJJIof3ZExzpgVXoWBxKJ0QVHyCWotiAacIG6OBaCZBGkqY4UxxakfQiaGB4UadobbbitmyFsKYbXbh_O_mC3TgTqJGy12iVvm5hisbwUt5XR3dN6UeoLw
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LTwIxEG4QD3pSA8a3PXh0l3102faoKAFkCQlgvJE-prgxskaWi7_edpeHMR68tU3TNu1kJm2_7xuEbqQASpivHCmMBRvvJxwuVOAEgnohkABCbgnOyaDZmZDeS_RSQbcbLgwAFOAzcG2x-MtXmVzap7IGtQJYIdlBuxEhJCrZWuu_R4817hYp77W6I4vYil1LzPmRMaUIGO0DlKynKnEib-4yF678-qXC-N-1HKL6lpqHh5ugc4QqMK-hZLiF_-O1zAjONB5l74Dvjbd9xc_G1PTqgQ4nRd7oostDOrN5Q_AonZUin4s6mrQfx62Os8qT4KQm-OeOuSNw5kvaFB4RPJYiaAIFP4yYMnUKMdfM41EUWMQnpYpRxZn0OQ19YaWgwmNUnWdzOEFYawVEUQFCx4RqRiWLzQgq0rGnmZanqGa3YvpRSmFMV7tw9nfzNdrrjJP-tN8dPJ2jfXsqJXbuAlXzzyVcmniei6viGL8BPCmkCQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2017+12th+Asia+Joint+Conference+on+Information+Security+%28AsiaJCIS%29&rft.atitle=Performance+Analysis+of+Some+Batch+Verification+Methods+of+Digital+Signatures&rft.au=Guan%2C+D.+J.&rft.au=Zhuang%2C+E.+S.&rft.au=Chung%2C+I.+C.&rft.au=Yu-Shen+Lin&rft.date=2017-08-01&rft.pub=IEEE&rft.spage=10&rft.epage=14&rft_id=info:doi/10.1109%2FAsiaJCIS.2017.14&rft.externalDocID=8026034