The effects of memory-access ordering on multiple-issue uniprocessor performance
We study the effect of memory access ordering policies on processor performance. Relaxed ordering policies increase available instruction-level parallelism, but such policies must be evaluated subject to their effect on memory consistency-since virtually all microprocessors are designed to be compat...
Saved in:
| Published in | 1999 IEEE International Performance, Computing and Communications Conference (Cat. No.99CH36305) pp. 293 - 302 |
|---|---|
| Main Authors | , , |
| Format | Conference Proceeding |
| Language | English |
| Published |
IEEE
1999
|
| Subjects | |
| Online Access | Get full text |
| ISBN | 9780780352582 0780352580 |
| ISSN | 1097-2641 |
| DOI | 10.1109/PCCC.1999.749452 |
Cover
| Abstract | We study the effect of memory access ordering policies on processor performance. Relaxed ordering policies increase available instruction-level parallelism, but such policies must be evaluated subject to their effect on memory consistency-since virtually all microprocessors are designed to be compatible with shared memory multiprocessor systems, even uniprocessor desktop computers are constrained by the rules of multiprocessor memory consistency models. We define the set of potential parallelism-restricting ordering rules found in strong memory models. We then construct a spectrum of possible memory models by progressively relaxing these restrictions. Some of our models are similar to those of existing commercial processors, other models illustrate potential alternatives. We simulate and analyze several uniprocessor benchmarks from the SPEC95 and SPLASH-2 suites using a super scalar processor simulator (Armadillo) developed at the University of Texas at Austin. This simulator models dataflow instruction execution, branch prediction, speculative execution, memory disambiguation and an aggressive memory system. Our experiments confirm the significant benefits of a weaker memory model on processor performance. Although the absolute performance varies considerably from benchmark to benchmark, the relative performance gains of relaxing specific memory ordering constraints is surprisingly similar across most of the benchmarks. |
|---|---|
| AbstractList | We study the effect of memory access ordering policies on processor performance. Relaxed ordering policies increase available instruction-level parallelism, but such policies must be evaluated subject to their effect on memory consistency-since virtually all microprocessors are designed to be compatible with shared memory multiprocessor systems, even uniprocessor desktop computers are constrained by the rules of multiprocessor memory consistency models. We define the set of potential parallelism-restricting ordering rules found in strong memory models. We then construct a spectrum of possible memory models by progressively relaxing these restrictions. Some of our models are similar to those of existing commercial processors, other models illustrate potential alternatives. We simulate and analyze several uniprocessor benchmarks from the SPEC95 and SPLASH-2 suites using a super scalar processor simulator (Armadillo) developed at the University of Texas at Austin. This simulator models dataflow instruction execution, branch prediction, speculative execution, memory disambiguation and an aggressive memory system. Our experiments confirm the significant benefits of a weaker memory model on processor performance. Although the absolute performance varies considerably from benchmark to benchmark, the relative performance gains of relaxing specific memory ordering constraints is surprisingly similar across most of the benchmarks. |
| Author | John, L. Grayson, B. Chase, C. |
| Author_xml | – sequence: 1 givenname: B. surname: Grayson fullname: Grayson, B. organization: Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA – sequence: 2 givenname: L. surname: John fullname: John, L. – sequence: 3 givenname: C. surname: Chase fullname: Chase, C. |
| BookMark | eNotj11LwzAYhQNOcJu7F6_yB1rz2SSXUtQJA3cxr0eavtFI25Skvdi_tzLhwAOHhwNng1ZDHAChB0pKSol5OtZ1XVJjTKmEEZLdoJ1RmizhkknNVmi9aKpglaB3aJPzDyGEa6bW6Hj6Bgzeg5syjh730Md0KaxzkJcitZDC8IXjgPu5m8LYQRFyngHPQxhT_LNiwiMkH1NvBwf36NbbLsPun1v0-fpyqvfF4ePtvX4-FIEqMRWsrUC1nlJlOacUPEBTcaYl80JZ12jwzmgpScVAgbYNGOGJadtGC1cRx7fo8bobAOA8ptDbdDlf__NfmqZSeQ |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IH CBEJK RIE RIO |
| DOI | 10.1109/PCCC.1999.749452 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan (POP) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP) 1998-present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EndPage | 302 |
| ExternalDocumentID | 749452 |
| GroupedDBID | 29I 6IE 6IF 6IH 6IK 6IL 6IM 6IN AAJGR AAWTH ABLEC ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IEGSK IJVOP IPLJI OCL RIE RIL RIO |
| ID | FETCH-LOGICAL-i174t-2d6e7df117a3311efeeb632852f47acb8efc9855062e7e8abe94f09ddb84c60c3 |
| IEDL.DBID | RIE |
| ISBN | 9780780352582 0780352580 |
| ISSN | 1097-2641 |
| IngestDate | Tue Aug 26 17:54:02 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i174t-2d6e7df117a3311efeeb632852f47acb8efc9855062e7e8abe94f09ddb84c60c3 |
| PageCount | 10 |
| ParticipantIDs | ieee_primary_749452 |
| PublicationCentury | 1900 |
| PublicationDate | 19990000 |
| PublicationDateYYYYMMDD | 1999-01-01 |
| PublicationDate_xml | – year: 1999 text: 19990000 |
| PublicationDecade | 1990 |
| PublicationTitle | 1999 IEEE International Performance, Computing and Communications Conference (Cat. No.99CH36305) |
| PublicationTitleAbbrev | PCCC |
| PublicationYear | 1999 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0003827 ssj0000450970 |
| Score | 1.2684773 |
| Snippet | We study the effect of memory access ordering policies on processor performance. Relaxed ordering policies increase available instruction-level parallelism,... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 293 |
| SubjectTerms | Analytical models Central Processing Unit Computer aided instruction Concurrent computing Memory management Microprocessors Out of order Parallel processing Performance gain Predictive models |
| Title | The effects of memory-access ordering on multiple-issue uniprocessor performance |
| URI | https://ieeexplore.ieee.org/document/749452 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV09T8MwELWgEyxAKeJbHlidxokT23NEVTGgDlTqVtnOWaoQSVWSAX49tpO2gBjY4ihSZPvk89299w6hh9RQ50aZISbWnDCWZUSksSWGUcsMTxmHgLZ4zqdz9rTIFr3OduDCAEAAn0HkH0Mtv6xN61NlY84ky9x5e8hF3lG1dukUdzOJpTe9_hBORejW6uurHsRFQ8Qugvin6KWeduNkW76M5XhWFIVn8Mmo-9mPpivB50xOOjL3e5Aq9FCT16htdGQ-fwk5_nM6p2i0J_fh2c5tnaEDqIbo-Jsu4TmaOePBPdID1xa_eTjuB1GhuSIOap3uO1xXeItHJGH_cFut1h3zoN7g9Z6TMELzyeNLMSV96wWyciFKQ5IyB15aSrlKU0rBAug8TUSWWMaV0QKskV4LLU-Ag1AaJLOxLEstmMljk16gQVVXcIkwL5XizgPS0iqmmZZKGRcVK-M5wErTKzT0S7Ncd-oay25Vrv98e4OOOtkEnwK5RYNm08KduxQ0-j6Ywxf7TrGM |
| linkProvider | IEEE |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV09T8MwELUQDMAClCK-8cDqNI6d2JkjqgKl6tBK3SrbsaUKkVQlGeDXYztpC4iBLY4iR3FOPt_de-8AuCcKWzdKFVKhZIjSOEachAYpig1VjFCmPdpilAym9GkWz1qdbc-F0Vp78JkO3KWv5eelql2qrMdoSmO73-7F1M7akLU2CRV7NglTZ3ztNky479fqKqwOxoV9zM69_CdvxZ4242hdwAzT3jjLMsfhS4PmdT_arniv0z9q6NzvXqzQgU1eg7qSgfr8JeX4zw86Bt0tvQ-ON47rBOzoogMOvykTnoKxNR_YYj1gaeCbA-R-IOHbK0Kv12mfg2UB14hE5P8grIvFsuEelCu43LISumDaf5hkA9Q2X0ALG6RUKMoTzXKDMROEYKyN1jIhEY8jQ5lQkmujUqeGlkSaaS6kTqkJ0zyXnKokVOQM7BZloc8BZLkQzPpAnBtBJZWpEMrGxUI5FrCQ-AJ03NLMl42-xrxZlcs_796B_cHkZTgfPo6er8BBI6LgEiLXYLda1frGHhEqeetN4wt5grTZ |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=1999+IEEE+International+Performance%2C+Computing+and+Communications+Conference+%28Cat.+No.99CH36305%29&rft.atitle=The+effects+of+memory-access+ordering+on+multiple-issue+uniprocessor+performance&rft.au=Grayson%2C+B.&rft.au=John%2C+L.&rft.au=Chase%2C+C.&rft.date=1999-01-01&rft.pub=IEEE&rft.isbn=9780780352582&rft.issn=1097-2641&rft.spage=293&rft.epage=302&rft_id=info:doi/10.1109%2FPCCC.1999.749452&rft.externalDocID=749452 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1097-2641&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1097-2641&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1097-2641&client=summon |